Download Print this page

Ur4R_Dma Transfer Total Byte Register (Dma_Ur4R_Amt); Ur4R_Dma Transfer Complete Byte Register (Dma_Ur4R_Done); Ur4R_Dma Receive Address Registers (Dma_Ur4T_Rxax) - STC micro STC8A8K64D4 Series Reference Manual

Advertisement

STC8A8K64D4 Series Manual
UR4RIF to 1. If the UR4R_DMA interrupt is enabled, it will enter the interrupt service routine. The flag bit needs
to be cleared by software
RXLOSS: UR4R_DMA receive data discard flag. During the UR4R_DMA operation, when the XRAM bus is too busy
to clear the receive FIFO of the UR4R_DMA and the data received by the UR4R_DMA is automatically discarded,
the hardware will automatically set RXLOSS to 1. The flag bit needs to be cleared by software

23.8.10 UR4R_DMA transfer total byte register (DMA_UR4R_AMT)

Symbol
Address
DMA_UR4R_AMT
FA5BH
DMA_UR4R_AMT:
Set
Note: The actual number of bytes is (DMA_UR4R_AMT+1), that is, when DMA_UR4R_AMT is set to 0, 1
byte is transferred, and when DMA_UR4R_AMT is set to 255, 256 bytes are transferred.
23.8.11
UR4R_DMA
(DMA_UR4R_DONE)
Symbol
Address
DMA_UR4R_DONE
FA5CH
DMA_UR4R_DONE: The number of bytes that have been received currently.

23.8.12 UR4R_DMA Receive Address Registers (DMA_UR4T_RXAx)

Symbol
Address
DMA_UR4R_RXAH
FA5DH
DMA_UR4R_RXAL
FA5EH
DMA_UR4R_RXA: Set the target address for automatically receiving data. Data will be written from this address when
performing a UR4R_DMA operation.
B7
B6
B5
the
number
of
data
transfer
B7
B6
B7
B6
B4
B3
bytes
that
need
complete
B5
B4
B3
B5
B4
B3
ADDR[15:8]
ADDR[7:0]
B2
B1
B0
to
automatically
receive.
byte
register
B2
B1
B0
B2
B1
B0
- 656 -

Advertisement

loading
Need help?

Need help?

Do you have a question about the micro STC8A8K64D4 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Micro stc8a8k64d4-64pinMicro stc8a8k64d4-48pin