Part 6.2: Ddr3 Dram - Alinx AC7010C User Manual

Figure 6-2: QSPI Flash on AC7010C/AC7020C FPGA Core
Configure chip pin assignments:
Signal Name
QSPI_SCK
QSPI_CS
QSPI_D0
QSPI_D1
QSPI_D2
QSPI_D3

Part 6.2: DDR3 DRAM

The AC7010C FPGA core board is equipped with two SKHynix 2Gbit
www.alinx.com
Figure 6-1: QSPI Flash Connection Diagram
ZYNQ Pin Name
PS_MIO6_500
PS_MIO1_500
PS_MIO2_500
PS_MIO3_500
PS_MIO4_500
PS_MIO5_500
AC7010C / AC7020C User Manual
Board
ZYNQ Pin Number
A5
A7
B8
D6
B7
A6
18 / 40