Part 2.9: Jtag Interface - Alinx ARTIX-7FPGA User Manual

Part 2.9: JTAG Interface

The JTAG test socket J1 is reserved on the AC7200 core board for JTAG
download and debugging when the core board is used alone. Figure is the
schematic part of the JTAG port, which involves TMS, TDI, TDO, TCK. , GND,
+3.3V these six signals.
The JTAG interface J1 on AC7200 FPGA core board uses a 6-pin 2.54mm
pitch single-row test hole. If you need to use the JTAG connection to debug on
the core board, you need to solder a 6-pin single-row pin header. shows the
JTAG interface J1 on the AC7200 FPGA core board.
www.alinx.com
ARTIX-7 FPGA Development Board AX7203 User Manual
JTAG Interface Schematic
JTAG Interface on Core Board
23 /