Table 7-3: Memw# Timing (Mc68000); Figure 12: Memw# Timing (Mc68000) - Epson S1D13503 Technical Manual

Epson Research and Development
Vancouver Design Center
MEMW# Timing
AB[19:1]
MEMCS#
AS#
UDS#/LDS#
R/W#
DTACK#
DB[15:0]
Symbol
t1
t2
t3
t4
t5
t6
Where MCLK period = 1/f
9.3)
Hardware Functional Specification
Issue Date: 01/01/29
Downloaded from Elcodis.com electronic components distributor
t1
INVALID
Hi-Z
Hi-Z

Figure 12: MEMW# Timing (MC68000)

Table 7-3: MEMW# Timing (MC68000)

Parameter
AB[19:1] and MEMCS# valid before AS# falling edge
AB[19:1] and MEMCS# hold from AS# rising edge
AS# falling edge to DTACK# falling edge
AS# rising edge to DTACK hi-z delay
AS# falling edge to DB[15:0] valid
DB[15:0] hold from AS# rising edge
, or 2/f
OSC OSC
VALID
t3
t5
, or 4/f depending on which display mode the chip is in. (see section 9.2 and
OSC
t2
t4
t6
VALID
3V/3.3V 5V
Min Max Min Max
0 0
0 0
3.5 * 3.5 *
MCLK MCLK
+ 20 + 10
40 25
MCLK MCLK
-40 -20
0 0
Page 31
Hi-Z
Hi-Z
Units
ns
ns
ns
ns
ns
ns
S1D13503
X18A-A-001-08