Epson S1D13503 Technical Manual page 219

Graphics lcd controller
Hide thumbs Also See for S1D13503:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center
JP1
JP2
JP3
JP4
JP5
Note
These jumpers are necessary for the external ISA Bus decode logic.
Hard-Wired Configuration Inputs
For ISA bus support options, external 10K ohm pull-up resistors have been assembled, and are connected to signal lines
VD11, VD12, VD14 and VD15 (R6, R5, R4 and R3 respectively).
For Non-ISA bus support (see page 14), the following signal lines may require the 10K ohm pull-up resistors installed:
See the S1D13503 Hardware Functional Specification, X18A-A-001-xx, page 21 for configuration details.
S5U13503B00C Rev. 1.0 Evaluation Board User Manual
Issue Date: 01/01/30
Downloaded from
Elcodis.com
electronic components distributor
Table 2-3: Decoding Jumper Setting
Description
Set to the same polarity as SW1-1 (VD0)
Set to the same polarity as SW1-5 (VD7)
Set to the same polarity as SW1-6 (VD8)
Set to the same polarity as SW1-7 (VD9)
XSCL2 clock for Passive Color 8-bit single
640x480 LCD Panel (Format 1)
(see Functional Specification, X07-SP-001-xx)
VD4 (R18), VD5 (R19), VD6 (R20), VD10 (R21) and/or VD13 (R17)
1-2
2-3
1
0
1
0
1
0
1
0
NC
XSCL2
Page 9
S1D13503
X18A-G-007-05

Advertisement

Table of Contents
loading

Table of Contents