Change To Table 40 - Analog Devices ADM1060 Manual

Communications system supervisory/sequencing circuit
Hide thumbs Also See for ADM1060:
Table of Contents

Advertisement

ADM1060
Table 39. Programmable Driver Outputs Registers
Hex
Address
Table
Name
0D
Table 40
P1PDOCFG
1D
Table 40
P2PDOCFG
2D
Table 40
P3PDOCFG
3D
Table 40
P4PDOCFG
4D
Table 40
P5PDOCFG
5D
Table 40
P6PDOCFG
6D
Table 40
P7PDOCFG
7D
Table 40
P8PDOCFG
8D
Table 40
P9PDOCFG
Table 40. PnPDOCFG Register 0x0D, 0x1D, 0x2D, 0x3D, 0x4D, 0x5D, 0x6D, 0x7D, 0x8D (Power-On Default 0x00)
Bit
Name
R/W
7
Reserved
N/A
6–4
CFG6–CFG4
R/W
3–0
CFG3–CFG0
R/W
Default
Power-On
Value
Description
0x00
Selects the format of the PDO1 output (open drain, open drain with internal
pull-up, charge pumped, etc.).
0x00
Selects the format of the PDO2 output (open drain, open drain with internal
pull-up, charge pumped, etc.).
0x00
Selects the format of the PDO3 output (open drain, open drain with internal
pull-up, charge pumped, etc.).
0x00
Selects the format of the PDO4 output (open drain, open drain with internal
pull-up, charge pumped, etc.).
0x00
Selects the format of the PDO5 output (open drain, open drain with internal
pull-up, etc.). Note: charge pumped output is not available on this driver.
0x00
Selects the format of the PDO6 output (open drain, open drain with internal
pull-up, etc.). Note: charge pumped output is not available on this driver.
0x00
Selects the format of the PDO7 output (open drain, open drain with internal
pull-up, etc.). Note: charge pumped output is not available on this driver.
0x00
Selects the format of the PDO8 output (open drain, open drain with internal
pull-up etc.). Note: charge pumped output is not available on this driver.
0x00
Selects the format of the PDO9 output (open drain, open drain with internal
pull-up, etc.). Note: charge pumped output is not available on this driver.
Description
Cannot Be Used
Controls the logical state of the PDO. These three bits determine what effect, if any, the logi-
cal input to the PDO has on its output.
CFG6
CFG5
CFG4
0
0
0
0
0
1
0
1
0
0
1
1
1
X
X
CFG3
CFG2
CFG1
0
0
0
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
1
0
0
1
0
1
1
0
1
1
1
1
1
1
1
Rev. B | Page 34 of 52
PDO
State
0
Disabled, with weak pull-down
PLB_OUT
Enabled, follows PLB logic output
0
Enables SMBus data, drive low
1
Enables SMBus data, drive high
MCLK
Enables MCLK out onto pin
CFG0
Pull-Up Supply
X
none
X
VCP
0
VP1
1
VP1
0
VP2
1
VP2
0
VP3
1
VP3
0
VP4
1
VP4
0
V
DD
1
V
DD
Pull-Up Strength
N/A
300 kΩ
Low
High
Low
High
Low
High
Low
High
Low
High

Advertisement

Table of Contents
loading

Table of Contents