Mask Registers - Analog Devices ADM1060 Manual

Communications system supervisory/sequencing circuit
Hide thumbs Also See for ADM1060:
Table of Contents

Advertisement

MASK REGISTERS

Table 52. List of Mask Registers
Hex Addr.
Table
Name
9D
Table 53
ERRMASK1
9E
Table 54
ERRMASK2
Table 53. Bit Map for ERRMASK1 Register 0x9D (Power-On Default 0x00)
Bit
Name
R/W
Description
7
Reserved
X
Unused
6
VP4MASK
R/W
If high, a fault occurring on the supply at input VP4 is ignored and not logged in LATF1.
5
VP3MASK
R/W
If high, a fault occurring on the supply at input VP3 is ignored and not logged in LATF1.
4
VP2MASK
R/W
If high, a fault occurring on the supply at input VP2 is ignored and not logged in LATF1.
3
VP1MASK
R/W
If high, a fault occurring on the supply at input VP1 is ignored and not logged in LATF1.
2
VHMASK
R/W
If high, a fault occurring on the supply at input VH is ignored and not logged in LATF1.
1
VB2MASK
R/W
If high, a fault occurring on the supply at input VB2 is ignored and not logged in LATF1.
0
VB1MASK
R/W
If high, a fault occurring on the supply at input VB1 is ignored and not logged in LATF1.
Table 54. Bit Map for ERRMASK2 Register 0x9E (Power-On Default 0x00)
Bit
Name
R/W
Description
7–5
Reserved
X
Unused
4
WDIMASK
R/W
If high, a change in the logic level on the WDI output is ignored and not logged in LATF2.
3
GPI4MASK
R/W
If high, a change in the logic level on the GPI4 input is ignored and not logged in LATF2.
2
GPI3MASK
R/W
If high, a change in the logic level on the GPI3 input is ignored and not logged in LATF2.
1
GPI2MASK
R/W
If high, a change in the logic level on the GPI2 input is ignored and not logged in LATF2.
0
GPI1MASK
R/W
If high, a change in the logic level on the GPI1 input is ignored and not logged in LATF2.
Default Power On Value
Description
0x00
Error Mask Register for the seven SFDs
0x00
Error Mask Register for the four GPIs and the Watchdog Detector
Rev. B | Page 39 of 52
ADM1060

Advertisement

Table of Contents
loading

Table of Contents