Part 3.8: Hdmi Output Interface - Alinx ZYNQ UltraScale+ User Manual

Fpga development board
Hide thumbs Also See for ZYNQ UltraScale+:
Table of Contents

Advertisement

Part 3.8: HDMI Output Interface

The HDMI output interface uses the ADV7511 HDMI (DVI) encoding chip
from ANALOG DEVICE, which supports up to 1080P@60Hz output and 3D
output.
The video digital interface, audio digital interface and I2C configuration
interface of ADV7511 are connected to the BANK45, 46 IO of the ZU4EV PL
part. The ZYNQ UltraScale+ system initializes and controls the ADV7511
through the I2C pin. The hardware connection diagram of ADV7511 chip and
ZYNQ UltraScale+ is shown in Figure 3-8-1:
Figure 3-8-1: HDMI Output Interface Schematic
ZYNQ pin assignment:
Signal Name
HDMI_CLK
HDMI_HSYNC
HDMI_VSYNC
HDMI_DE
HDMI_D0
47 / 66
ZYNQ Ultrascale + FPGA Board AXU5EV-P User Manual
ZYNQ Pin Name
B35_L4_N
B35_L2_P
B35_L2_N
B35_L9_P
B35_L9_N
ZYNQ Pin Number
H14
J13
H13
G12
F12
Description
HDMI Video Signal Clock
HDMI Video Signal Line
Synchronization
HDMI Video Signal Column
Synchronization
HDMI Video Signal Enable
HDMI Video Signal Data0
www.alinx.com

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ UltraScale+ and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Axu5ev-pZynq ultrascale+ axu5ev-pZynq ultrascale+ axu5ev-e

Table of Contents