Limitations; Operational Amplifier And Comparator; Operational Amplifier; Table 23. Setting Of Jumpers Related With Potentiometer And Ldr - ST STM32L476G-EVAL User Manual

UM1855
Table 22. Port assignment for control of physical input devices (continued)
Input device
Resistive touch screen Y-
Potentiometer
LDR
The potentiometer and the light-dependent resistor can be routed, mutually exclusively, to
either PB4 or to PA0 port of STM32L476ZGT6.
configuration jumpers.
As illustrated in the schematic diagram in
STM32L476ZGT6, to the non-inverting input of comparator Comp2. The PA0 is routed to
non-inverting input of operational amplifier OpAmp1. However, depending on register
settings, it can also be routed to ADC1 or to ADC2.

Table 23. Setting of jumpers related with potentiometer and LDR

Jumper
JP5
JP7
JP5
JP7
JP5
JP7
JP5
JP7
2.18.1

Limitations

The potentiometer and the light-dependent resistor are mutually exclusive.
2.19

Operational amplifier and comparator

2.19.1

Operational amplifier

STM32L476ZGT6 provides two on-board operational amplifiers, one of which, OpAmp1, is
made accessible on STM32L476G-EVAL. OpAmp1 has its inputs and its output routed to
I/O ports PA0, PA1 and PA3, respectively. The non-inverting input PA0 is accessible on the
terminal 1 of the JP7 jumper header. On top of the possibility of routing either of the
All manuals and user guides at all-guides.com
Control port
PB4 or PA0
PA0 or PB4
Setting
JP5 JP7
Potentiometer is routed to pin PB4 of STM32L476ZGT6.
JP5 JP7
Default setting.
Potentiometer is routed to pin PA0 of STM32L476ZGT6.
JP5 JP7
LDR is routed to pin PB4 of STM32L476ZGT6.
JP5 JP7
LDR is routed to pin PA0 of STM32L476ZGT6.
DocID027351 Rev 3
Hardware layout and configuration
Y-
STM32L476ZGT6
STM32L476ZGT6
Table 23 depicts the setting of associated
Figure 46, the PB4 port is routed, in the
Routing
Control device
IOExpander1
41/100
99