Table of Contents
Advertisement
7
−
SBI0BR0
Bit symbol
(0244H)
Read/Write
W
Prohibit
After reset
0
read-
Function
Always
modify-
write
write 0
7
SBI0BR1
Bit symbol
P4EN
(0245H)
Read/Write
W
Prohibit
After reset
0
read-
Function
Internal
modify-
write
clock
0: Stop
1: Operate
7
SBI0DBR
Bit symbol
DB7
(0241H)
Read/Write
After reset
Prohibit
read-
Note 1: When writing transmitted data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0).
modify-
write
Note 2: SBIDBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is
prohibitted.
Note 3: Written data in SBI0DBR is cleared by INTSBI signal.
I2C0AR
Bit symbol
SA6
(0242H)
Read/Write
After reset
Prohibit
Function
Slave address selection for when device is operating as slave device
read-
modify-
write
Serial Bus Interface Baud Rate Regster 0
6
5
I2SBI0
R/W
0
IDLE2
0: Stop
1: Run
Serial Bus Interface Baud Rate Register 1
6
5
−
W
0
Always
write 0
Sirial Bus Interface Data Buffer Register
6
5
DB6
DB5
R (Received)/W (Transfer)
2
I
C Bus Address Register
7
6
5
SA5
SA4
0
0
0
Figure 3.10.6 Registers for the I
91C824-159
4
3
2
Operation during IDLE 2 mode
0
Stop
1
Operation
4
3
2
Baud rate clock control
0
Stop
1
Operate
4
3
2
DB4
DB3
DB2
Undefined
4
3
2
SA3
SA2
SA1
W
0
0
0
Address recognition mode specification
0
Slave address recognition
1
Non slave address recognition
2
C Bus Mode
TMP91C824
1
0
1
0
1
0
DB1
DB0
1
0
SA0
ALS
0
0
Address
recognition
mode
specification
2008-02-20
Advertisement
Table of Contents
