Encryption Key Battery; Spi Flash - Xilinx ML505 User Manual

Evaluation platform
Hide thumbs Also See for ML505:
Table of Contents

Advertisement

Chapter 1: ML505/ML506/ML507 Evaluation Platform

32. Encryption Key Battery

33. SPI Flash

36
Downloaded from
Elcodis.com
electronic components distributor
Configuration Address [2:0] allows the user to select among multiple configuration
images. For System ACE configuration, up to eight possible configurations can be stored
on a CF card. The Platform Flash PROM and Linear Flash can hold up to four separate
bitstreams that can be chosen by Configuration Address [2:0].
Mode[2:0] selects the FPGA configuration mode according to
Table 1-18: Configuration Mode DIP Switch Settings
Mode[2:0]
Master Serial (Platform Flash PROM, up to four configurations)
000
SPI (One configuration)
001
BPI Up (Parallel NOR Flash, up to four configurations)
010
BPI Down (Parallel NOR Flash, up to four configurations)
011
Master SelectMAP (Platform Flash PROM, up to four configurations)
100
JTAG (PC4, System ACE up to eight configurations)
101
Slave SelectMAP (Platform Flash PROM, up to four configurations)
110
Slave Serial (Platform Flash PROM, up to four configurations)
111
An onboard rechargeable lithium battery is connected to the V
hold the encryption key for the FPGA.
The ML50x board has a 32-Mb SPI Flash (ST Microelectronics M25P32). The SPI Flash can
be used for FPGA configuration or to hold user data. The SPI Flash can be in-system
programmed using a Xilinx download cable with flying leads attached to header J2
(Figure
1-6).
Figure 1-6: J2 SPI Flash Programming Header
www.xilinx.com
Mode
SPI Prog
J2
INIT
1
TMS
TDI
TDO
TCK
GND
VCC3V3
UG347_09_021407
ML505/ML506/ML507 Evaluation Platform
UG347 (v3.1.1) October 7, 2009
Table
1-18.
pin of the FPGA to
BATT
R

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ml507Ml506

Table of Contents