Overview; Features - Xilinx ML505 User Manual

ML505/ML506/ML507 Evaluation
Platform

Overview

Features

ML505/ML506/ML507 Evaluation Platform
UG347 (v3.1.1) October 7, 2009
Downloaded from Elcodis.com electronic components distributor
R
ML505, ML506, and ML507 Evaluation Platforms (referred to as ML50x in this guide)
enable designers to investigate and experiment with features of the Virtex-5 LXT, SXT, and
FXT FPGAs. This user guide describes the features and operation of these platforms.
Although the ML50x platforms provide access to the Virtex-5 FPGA RocketIO™ GTP and
GTX transceivers, these boards are only intended for evaluation purposes, not for
transceiver characterization.
The ML505, ML506, and ML507 platforms use the same printed-circuit board (PCB). See
Appendix A, "Board Revisions"
•
Xilinx Virtex-5 FPGA
♦
XC5VLX50T-1FFG1136 (ML505)
♦
XC5VSX50T-1FFG1136 (ML506)
♦
XC5VFX70T-1FFG1136 (ML507)
•
Two Xilinx XCF32P Platform Flash PROMs (32 Mb each) for storing large device
configurations
•
Xilinx System ACE™ CompactFlash configuration controller with Type I
CompactFlash connector
•
Xilinx XC95144XL CPLD for glue logic
•
64-bit wide, 256-MB DDR2 small outline DIMM (SODIMM), compatible with EDK
supported IP and software drivers
•
Clocking
♦
Programmable system clock generator chip
♦
One open 3.3V clock oscillator socket
♦
External clocking via SMAs (two differential pairs)
•
General purpose DIP switches (8), LEDs (8), pushbuttons, and rotary encoder
•
Expansion header with 32 single-ended I/O, 16 LVDS-capable differential pairs,
14 spare I/Os shared with buttons and LEDs, power, JTAG chain expansion
capability, and IIC bus expansion
•
Stereo AC97 audio codec with line-in, line-out, 50-mW headphone, microphone-in
jacks, SPDIF digital audio jacks, and piezo audio transducer
for distinguishing characteristics.
www.xilinx.com
Chapter 1
11