This is not matching behavior of the operands because in the f/w there is condition to assert one AR RIP operand only.
This is shown in red in the logic diagram below with AND gates, blocking next stage RIP, if previous stage RIP is active.
All Latches in the Autoreclosure function are reset dominant.