ST STM32F2 User Manual page 1237

Description of stm32f2 hal and low layer drivers
Hide thumbs Also See for STM32F2:
Table of Contents

Advertisement

UM1940
LL_TIM_ONEPULSEMODE_SINGLE
LL_TIM_ONEPULSEMODE_REPETITIVE
OSSI
LL_TIM_OSSI_DISABLE
LL_TIM_OSSI_ENABLE
OSSR
LL_TIM_OSSR_DISABLE
LL_TIM_OSSR_ENABLE
Slave Mode
LL_TIM_SLAVEMODE_DISABLED
LL_TIM_SLAVEMODE_RESET
LL_TIM_SLAVEMODE_GATED
LL_TIM_SLAVEMODE_TRIGGER
TIM11 External Input Capture 1 Remap
LL_TIM_TIM11_TI1_RMP_GPIO
LL_TIM_TIM11_TI1_RMP_GPIO1
LL_TIM_TIM11_TI1_RMP_GPIO2
LL_TIM_TIM11_TI1_RMP_HSE_RTC
TIM2 Internal Trigger1 Remap TIM8
LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO
LL_TIM_TIM2_ITR1_RMP_ETH_PTP
LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF
LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF
TIM5 External Input Ch4 Remap
LL_TIM_TIM5_TI4_RMP_GPIO
LL_TIM_TIM5_TI4_RMP_LSI
LL_TIM_TIM5_TI4_RMP_LSE
LL_TIM_TIM5_TI4_RMP_RTC
Trigger Output
LL_TIM_TRGO_RESET
LL_TIM_TRGO_ENABLE
LL_TIM_TRGO_UPDATE
Counter is not stopped at update event
Counter stops counting at the next update
event
When inactive, OCx/OCxN outputs are disabled
When inactive, OxC/OCxN outputs are first forced with their
inactive level then forced to their idle level after the deadtime
When inactive, OCx/OCxN outputs are disabled
When inactive, OC/OCN outputs are enabled with their
inactive level as soon as CCxE=1 or CCxNE=1
Slave mode disabled
Reset Mode - Rising edge of the selected trigger
input (TRGI) reinitializes the counter
Gated Mode - The counter clock is enabled when the
trigger input (TRGI) is high
Trigger Mode - The counter starts at a rising edge of
the trigger TRGI
TIM11 channel 1 is connected to GPIO
TIM11 channel 1 is connected to GPIO
TIM11 channel 1 is connected to GPIO
TIM11 channel 1 is connected to HSE_RTC
TIM2_ITR1 is connected to TIM8_TRGO
TIM2_ITR1 is connected to ETH_PTP
TIM2_ITR1 is connected to OTG_FS SOF
TIM2_ITR1 is connected to OTG_HS SOF
TIM5 channel 4 is connected to GPIO
TIM5 channel 4 is connected to LSI internal clock
TIM5 channel 4 is connected to LSE
TIM5 channel 4 is connected to RTC wakeup interrupt
UG bit from the TIMx_EGR register is used as trigger output
Counter Enable signal (CNT_EN) is used as trigger output
Update event is used as trigger output
DocID028236 Rev 2
LL TIM Generic Driver
1237/1371

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F2 and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF