UM1940
Register
APB2ENR
Field
UART4RST
UART5RST
USART2RST
USART3RST
WWDGRST
ADC1EN
ADC2EN
ADC3EN
SDIOEN
SPI1EN
SYSCFGEN
TIM10EN
TIM11EN
TIM1EN
DocID028236 Rev 2
Correspondence between API registers and API
Function
LL_APB1_GRP1_ForceReset
LL_APB1_GRP1_ReleaseReset
LL_APB1_GRP1_ForceReset
LL_APB1_GRP1_ReleaseReset
LL_APB1_GRP1_ForceReset
LL_APB1_GRP1_ReleaseReset
LL_APB1_GRP1_ForceReset
LL_APB1_GRP1_ReleaseReset
LL_APB1_GRP1_ForceReset
LL_APB1_GRP1_ReleaseReset
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
LL_APB2_GRP1_IsEnabledClock
LL_APB2_GRP1_DisableClock
LL_APB2_GRP1_EnableClock
low-layer driver functions
1317/1371
Need help?
Do you have a question about the STM32F2 and is the answer not in the manual?
Questions and answers