IDT 89HPES64H16G2 User Manual page 22

Pci express
Table of Contents

Advertisement

IDT Register List
Notes
INTRLINE - Interrupt Line Register (0x03C) ...........................................................................................16-9
INTRPIN - Interrupt PIN Register (0x03D) ..............................................................................................16-9
IOBASE - I/O Base Register (0x01C)......................................................................................................16-5
IOBASEU - I/O Base Upper Register (0x030).........................................................................................16-8
IOEXPADDR0 - SMBus I/O Expander Address 0 (0x0AD8).................................................................17-24
IOEXPADDR1 - SMBus I/O Expander Address 1 (0x0ADC) ................................................................17-25
IOEXPADDR2 - SMBus I/O Expander Address 2 (0x0AE0) .................................................................17-25
IOEXPADDR3 - SMBus I/O Expander Address 3 (0x0AE4) .................................................................17-25
IOLIMIT - I/O Limit Register (0x01D).......................................................................................................16-6
IOLIMITU - I/O Limit Upper Register (0x032)..........................................................................................16-8
L1ASPMRTC - L1 ASPM Rejection Timer Control (0x710) ..................................................................16-70
LANESTS0 - Lane Status 0 (0x51C).....................................................................................................16-67
LANESTS1 - Lane Status 1 (0x520) .....................................................................................................16-68
MBASE - Memory Base Register (0x020)...............................................................................................16-7
MCBARH- Multicast Base Address High (0x33C).................................................................................16-54
MCBARL- Multicast Base Address Low (0x338)...................................................................................16-53
MCBLKALLH- Multicast Block All High (0x34C)....................................................................................16-55
MCBLKALLL- Multicast Block All Low (0x348)......................................................................................16-55
MCBLKUTH - Multicast Block Untranslated High (0x354) ....................................................................16-56
MCBLKUTL- Multicast Block Untranslated Low (0x350).......................................................................16-55
MCCAP - Multicast Capability (0x334) ..................................................................................................16-53
MCCAPH - Multicast Enhanced Capability Header (0x330) .................................................................16-52
MCCTL- Multicast Control (0x336)........................................................................................................16-53
MCOVRBARH- Multicast Overlay Base Address High (0x35C)............................................................16-56
MCOVRBARL- Multicast Overlay Base Address Low (0x358)..............................................................16-56
MCRCVH- Multicast Receive High (0x344)...........................................................................................16-54
MCRCVL- Multicast Receive Low (0x340) ............................................................................................16-54
MLIMIT - Memory Limit Register (0x022)................................................................................................16-7
MSIADDR - Message Signaled Interrupt Address (0x0D4)...................................................................16-30
MSICAP - Message Signaled Interrupt Capability and Control (0x0D0) ...............................................16-29
MSIMDATA - Message Signaled Interrupt Message Data (0x0DC)......................................................16-30
MSIUADDR - Message Signaled Interrupt Upper Address (0x0D8) .....................................................16-30
PBUSN - Primary Bus Number Register (0x018)....................................................................................16-5
PCICMD - PCI Command Register (0x004)............................................................................................16-1
PCIECAP - PCI Express Capability (0x040) .........................................................................................16-11
PCIEDCAP - PCI Express Device Capabilities (0x044) ........................................................................16-11
PCIEDCAP2 - PCI Express Device Capabilities 2 (0x064) ...................................................................16-24
PCIEDCTL - PCI Express Device Control (0x048)................................................................................16-13
PCIEDCTL2 - PCI Express Device Control 2 (0x068)...........................................................................16-24
PCIEDSTS - PCI Express Device Status (0x04A) ................................................................................16-14
PCIEDSTS2 - PCI Express Device Status 2 (0x06A) ...........................................................................16-24
PCIELCAP - PCI Express Link Capabilities (0x04C) ............................................................................16-14
PCIELCAP2 - PCI Express Link Capabilities 2 (0x06C) .......................................................................16-25
PCIELCTL - PCI Express Link Control (0x050).....................................................................................16-16
PCIELCTL2 - PCI Express Link Control 2 (0x070)................................................................................16-25
PCIELSTS - PCI Express Link Status (0x052)......................................................................................16-18
PCIELSTS2 - PCI Express Link Status 2 (0x072).................................................................................16-27
PCIESCAP - PCI Express Slot Capabilities (0x054) .............................................................................16-19
PCIESCAP2 - PCI Express Slot Capabilities 2 (0x074) ........................................................................16-27
PCIESCTL - PCI Express Slot Control (0x058).....................................................................................16-21
PCIESCTL2 - PCI Express Slot Control 2 (0x078)................................................................................16-27
PCIESCTLIV - PCI Express Slot Control Initial Value (0x420)..............................................................16-57
PCIESSTS - PCI Express Slot Status (0x05A) .....................................................................................16-23
PCIESSTS2 - PCI Express Slot Status 2 (0x07A) ................................................................................16-27
PCIEVCECAP - PCI Express VC Enhanced Capability Header (0x200) ..............................................16-42
PES64H16G2 User Manual
xii
April 5, 2013

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 89HPES64H16G2 and is the answer not in the manual?

Table of Contents

Save PDF