Sign In
Upload
Manuals
Brands
IDT Manuals
Switch
89HPES5T5
IDT 89HPES5T5 Manuals
Manuals and User Guides for IDT 89HPES5T5. We have
1
IDT 89HPES5T5 manual available for free PDF download: Preliminary User's Manual
IDT 89HPES5T5 Preliminary User's Manual (164 pages)
PCI Express Switch PRECISE series
Brand:
IDT
| Category:
Switch
| Size: 1.91 MB
Table of Contents
About this Manual
3
Reference Documents
6
Table of Contents
9
PES5T5 Device Overview
21
Introduction
21
List of Features
21
System Diagrams
23
Logic Diagram
24
Ssid/Ssvid
24
Device Serial Number Enhanced Capability
25
Pin Description
25
Table 1.3 General Purpose I/O Pins
26
Table 1.4 System Pins
27
Table 1.5 Test Pins
28
Table 1.6 Power and Ground Pins
28
Pin Characteristics
29
Table 1.7 Pin Characteristics
29
System Identification
30
Vendor ID
30
Device ID
30
Revision ID
30
Table 1.8 PES5T5 Device ID
30
Table 1.9 PES5T5 Revision ID
30
Jtag ID
31
Port Configuration
31
Clocking, Reset, and Initialization
33
Introduction
33
Table 2.1 Reference Clock Mode Encoding
33
Table 2.2 Boot Configuration Vector Signals
36
Reset
37
Fundamental Reset
37
Hot Reset
39
Upstream Secondary Bus Reset
40
Downstream Secondary Bus Reset
40
Downstream Port Reset Outputs
41
Power Enable Controlled Reset Output
41
Power Good Controlled Reset Output
42
Hot Reset Controlled Reset Output
42
Theory of Operation
43
Port Interrupts
43
Legacy Interrupt Emulation
43
Table 3.1 Downstream Port Interrupts
43
Table 3.2 PES5T5 Downstream to Upstream Port Interrupt Routing
44
Link Operation
45
Introduction
45
Polarity Inversion
45
Link Width Negotiation
45
Link Retraining
45
Link down
45
Slot Power Limit Support
46
Upstream Port
46
Downstream Port
46
Link States
46
Active State Power Management
47
Link Status
48
General Purpose Inputs/Outputs
49
GPIO Configuration
49
Table 5.1 General Purpose I/O Pin Alternate Function
49
Table 5.2 GPIO Pin Configuration
49
GPIO Pin Configured as an Alternate Function
50
GPIO Pin Configured as an Input
50
GPIO Pin Configured as an Output
50
Smbus Interfaces
55
Introduction
55
Master Smbus Interface
56
Initialization
56
Serial EEPROM
56
Table 6.1 Serial EEPROM Smbus Address
56
Table 6.2 PES5T5 Compatible Serial Eeproms
57
Table 6.3 Serial EEPROM Initialization Errors
59
I/O Expanders
60
Table 6.4 I/O Expander Function Allocation
60
Table 6.5 I/O Expander Default Output Signal Value
61
Table 6.6 I/O Expander 0 Signals
63
Table 6.7 I/O Expander 1 Signals
64
Table 6.8 I/O Expander 2 Signals
64
Table 6.9 I/O Expander 4 Signals
65
Slave Smbus Interface
66
Initialization
66
Smbus Transactions
66
Table 6.10 Slave Smbus Address When a Static Address Is Selected
66
Table 6.11 Slave Smbus Command Code Fields
67
Table 6.12 CSR Register Read or Write Operation Byte Sequence
67
Table 6.13 CSR Register Read or Write CMD Field Description
68
Table 6.14 Serial EEPROM Read or Write Operation Byte Sequence
69
Table 6.15 Serial EEPROM Read or Write CMD Field Description
70
Power Management
73
Introduction
73
PME Messages
74
Table 7.1 PES5T5 Power Management State Transition Diagram
74
Power Express Power Management Fence Protocol
75
Power Budgeting Capability
75
Wakeup Protocol
76
WAKEN Signal as an Input
77
WAKEN Signal as an Output
77
WAKEN and Beacon Disabled
77
Auxiliary Power Implementation
77
Switch System States
77
Auxiliary Power Control
78
PES5T5 Auxiliary Power Usage
80
Table 7.2 Auxiliary Power Enabled (Beacon OFF)
81
Table 7.3 Auxiliary Power Enabled (Serdes OFF, Only WAKEN Enabled)
81
Hot-Plug and Hot-Swap
83
Introduction
83
Hot-Plug I/O Expander
86
Hot-Plug Interrupts and Wake-Up
86
Legacy System Hot-Plug Support
86
Hot-Swap
88
Configuration Registers
89
Table 9.1 Base Addresses for Port Configuration Space Registers
89
Configuration Space Organization
90
Table 9.2 Upstream Port 0 Configuration Space Registers
91
Upstream Port (Port 0)
91
Downstream Ports (Ports 2 through 5)
95
Table 9.3 Downstream Ports 2 through 5 Configuration Space Registers
95
Register Definitions
99
Type 1 Configuration Header Registers
99
PCI Express Capability Structure
109
Power Management Capability Structure
120
Message Signaled Interrupt Capability Structure
122
Subsystem ID and Subsystem Vendor ID
123
Extended Configuration Space Access Registers
124
Advanced Error Reporting (AER) Enhanced Capability
125
Device Serial Number Enhanced Capability
131
PCI Express Virtual Channel Capability
131
Power Budgeting Enhanced Capability
137
Switch Control and Status Registers
139
Internal Switch Error Control and Status Registers
149
Wakeup Protocol Registers
152
JTAG Boundary Scan
155
Introduction
155
Test Access Point
155
Signal Definitions
155
Table 10.1 JTAG Pin Descriptions
156
Boundary Scan Chain
157
Table 10.2 Boundary Scan Chain
157
Test Data Register (DR)
158
Boundary Scan Registers
158
Instruction Register (IR)
160
Extest
161
Sample/Preload
161
Bypass
161
Table 10.3 Instructions Supported by Pes5T5'S JTAG Boundary Scan
161
Clamp
162
Idcode
162
Validate
162
Reserved
162
Table 10.4 System Controller Device Identification Register
162
Usage Considerations
163
Advertisement
Advertisement
Related Products
IDT 89HPES64H16G2
IDT 89HPES24N3A
IDT 89HPES34H16
IDT 89HPES24T6G2
IDT 89HPES16T4AG2
IDT 89HPES32NT8xG2
IDT 89HPES48T12G2
IDT 89HPES12N3
IDT PCI Express 89HPES32NT24xG2
IDT 89HPES12T3G2
IDT Categories
Motherboard
Switch
Computer Hardware
Microcontrollers
Accessories
More IDT Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL