Scan Point Definitions; Table 63. Scan Point Definitions - Intel SE7520AF2 Technical Product Specification

Hide thumbs Also See for SE7520AF2:
Table of Contents

Advertisement

System BIOS
dw
dw
; This is a list of 7 transfer addresses, one for each bit in the bitmap.
; 5 Bytes must be used for each.
JMP
JMP
JMP
JMP
JMP
JMP
JMP
Start:
5.15.1

Scan Point Definitions

Table 63. Scan Point Definitions defines the bitmap for each scan point, indicating when the
scan point occurs and which resources are available (RAM, stack, binary data area, video,
keyboard).
Scan Point
Near the pointer to the user binary extension structure. The mask
bit is 0 if this structure is not present. Instead of a jump
instruction, the scan address (offset 5) contains a 0CB followed by
a near pointer.
Obsolete, no action taken.
This scan occurs immediately after video initialization.
This scan occurs immediately before video initialization
This scan occurs on POST error. On entry, BX contains the
number of the POST error
This final scan occurs immediately prior to the INT 19 for normal
boot and allows one to completely circumvent the normal INT 19
boot if desired.
This scan occurs immediately before the normal option ROM
scan.
This scan occurs immediately following the option ROM area
scan.
144
?
0
ErrRet
ErrRet
Start
ErrRet
ErrRet
ErrRet
ErrRet

Table 63. Scan Point Definitions

Intel order number C77866-003
Intel® Server Board SE7520AF2 TPS
; to user binary extension structure
; Word Pointer to extension structure
; Reserved
; JMP to maintain proper offset for each entry.
; Unused entry JMP's should be filled with 5 byte
; filler or JMP to a RETF
Mask
01h
02h
04h
08h
10h
20h
40h
80h
RAM/ Stack/
Video/
BDA
Keyboard
N/A
N/A
N/A
N/A
Yes
Yes
Yes
No
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Revision 1.2

Advertisement

Table of Contents
loading

Table of Contents