I/O Map; Table 26. Smm Space Table; Table 27. Intel® Server Board Se7520Af2 I/O Map - Intel SE7520AF2 Technical Product Specification

Hide thumbs Also See for SE7520AF2:
Table of Contents

Advertisement

Functional Architecture
SMM Space Enabled
Compatible (C)
High (H)
TSEG (T)
Note: High SMM is different than in previous chipsets. In previous chipsets the high segment
was the 384KB region from A_0000h to F_FFFFh. However, C_0000h to F_FFFFh was not
useful so it is deleted in MCH. TSEG SMM is also different from previous chipsets. In previous
chipsets, the TSEG address space was offset by 256MB to allow for simpler decoding and the
TSEG was remapped to directly under the TOLM. In the MCH, the TSEG region is not offset by
256MB and it is not remapped.
Global Enable
High Enable
G_SMRAME
H_SMRAME
0
X
1
0
1
0
1
1
1
1
3.5.2

I/O Map

The Intel® Server Board SE7520AF2 allows I/O addresses to be mapped to the processor bus
or through designated bridges in a multi-bridge system. Other PCI devices, including the ICH5-
R, have built-in features that support PC-compatible I/O devices and functions, which are
mapped to specific addresses in I/O space. On the Intel® Server Board SE7520AF2, the ICH5-
R provides the bridge to ISA functions.
The I/O map in the following table shows the location of I/O space of all directly I/O-accessible
registers. PCI configuration space registers for each device control mapping in I/O and memory
spaces, and other features that may affect the global I/O map. All configuration space registers
for PCI devices are described in Chapter 6. The sIO chip contains configuration registers that
are accessed through an index and data port mechanism; these are also described in Chapter
6.
Address (es)
0000h – 000Fh
DMA Controller 1
0010h – 001Fh
DMA Controller 2
0020h – 0021h
Interrupt Controller 1
0022h – 0023h
0024h – 0025h
Interrupt Controller 1
0026h – 0027h
76
Transaction Address Space (Adr)
A0000h to BFFFFh
0FEDA0000h TO 0FEDBFFFFh
(TOLM-TSEG_SZ) to TOLM

Table 26. SMM Space Table

TSEG Enable
TSEG_EN
X
0
1
0
1
Table 27. Intel® Server Board SE7520AF2 I/O Map
Resource
Intel order number C77866-003
Intel® Server Board SE7520AF2 TPS
DRAM Space (DRAM)
A0000h to BFFFFh
A0000h to BFFFFh
(TOLM-TSEG_SZ) to TOLM
Compatible (C)
High (H)
Range
Range
Disable
Disable
Enable
Disable
Enable
Disable
Disable
Enable
Disable
Enable
Aliased from 0000h – 000Fh
Aliased from 0020 – 0021h
TSEG (T)
Range
Disable
Disable
Enable
Disable
Enable
Notes
Revision 1.2

Advertisement

Table of Contents
loading

Table of Contents