Intel 852GM Design Manual page 8

10.9.3.
10.9.4.
10.10. Power Management Interface ..................................................................................... 193
10.10.1. SYS_RESET# Usage Model ....................................................................... 193
10.10.2. PWRBTN# Usage Model............................................................................. 193
10.10.3. Power Well Isolation Control Strap Requirements ...................................... 193
10.11. CPU CMOS Considerations ........................................................................................ 194
11. Platform Clock Routing Guidelines .......................................................................................... 197
11.1. System Clock Groups.................................................................................................. 197
11.2. Clock Group Topologies and Routing Constraints...................................................... 198
11.2.1.
11.2.2.
11.2.3.
11.2.4.
11.2.5.
11.2.6.
11.2.7.
11.2.8.
11.3. CK-408 Clock Updates for Intel Celeron M Processor Platforms ............................... 209
11.4. CK-408 PWRDWN# Signal Connections .................................................................... 209
12. Intel 852GM Platform Power Delivery Guidelines.................................................................... 211
12.1. Definitions.................................................................................................................... 211
12.2. Platform Power Requirements .................................................................................... 211
12.2.1.
12.3. Voltage Supply ............................................................................................................ 214
12.3.1.
12.3.2.
12.4. Intel 852GM Platform Power-Up Sequence ................................................................ 215
12.4.1.
12.4.2.
12.4.3.
12.4.4.
12.5. Intel 852GM Platform Power Delivery Guidelines....................................................... 221
12.5.1.
12.5.2.
8
10.9.2.5.1. Terminating Unused Connections.............................. 187
10.9.2.5.2. Termination Plane Capacitance ................................. 187
Intel 82562ET/EM Disable Guidelines......................................................... 187
General Intel 82562ET/82562EM Differential Pair Trace Routing
Considerations............................................................................................. 188
10.9.4.1.1. Trace Geometry and Length ...................................... 189
10.9.4.1.2. Signal Isolation ........................................................... 190
10.9.4.1.3. Magnetics Module General Power and Ground Plane
Considerations............................................................ 190
10.9.4.2. Common Physical Layout Issues ................................................. 192
Host Clock Group ........................................................................................ 199
11.2.1.1. Host Clock Group General Routing Guidelines............................ 201
11.2.1.2. Clock to Clock Length Matching and Compensation ................... 201
11.2.1.3. EMI Constraints ............................................................................ 201
CLK66 Clock Group..................................................................................... 202
CLK33 Clock Group..................................................................................... 203
PCI Clock Group.......................................................................................... 204
CLK14 Clock Group..................................................................................... 205
DOTCLK Clock Group ................................................................................. 206
SSCCLK Clock Group ................................................................................. 207
USBCLK Clock Group ................................................................................. 208
Platform Power Delivery Architectural Block Diagram ................................ 212
Power Management States ......................................................................... 214
Power Supply Rail Descriptions .................................................................. 214
Processor Power Sequence Requirement .................................................. 215
GMCH Power Sequencing Requirements................................................... 215
ICH4-M Power Sequencing Requirements ................................................. 216
12.4.3.1. 3.3 V/1.5 V Power Sequencing..................................................... 218
12.4.3.2. V Sequencing ......................................................................... 218
5REF
12.4.3.3. V Design Guidelines .......................................................... 219
5REFSUS
DDR Memory Power Sequencing Requirements ........................................ 220
Processor Decoupling / Power Delivery Guidelines.................................... 221
Intel 852GM Decoupling Guidelines ............................................................ 221
12.5.2.1. GMCH VCCSM Decoupling.......................................................... 222
12.5.2.2. DDR SDRAM VDD Decoupling .................................................... 223
12.5.2.3. DDR VTT Decoupling Placement and Layout Guidelines............ 223
®
Intel 852GM Chipset Platform Design Guide
R