Intel 852GM Design Manual page 281

Chipset platform
Hide thumbs Also See for 852GM:
Table of Contents

Advertisement

A
GMCH-GML Compensation & Reference Voltages
3..5,9,18,20,40,41,47,48
+VCC_IMVP
Host
R5R9
301_1%
R5R10
8,47
MCH_HXSWING
4
150_1%
3..5,9,18,20,40,41,47,48
+VCC_IMVP
R5T2
49.9_1%
R5T1
8,47
MCH_HDVREF
100_1%
3..5,9,18,20,40,41,47,48
+VCC_IMVP
3
R4T2
49.9_1%
R4E4
8
MCH_HCCVREF
100_1%
Digital Video Port
R6D6
7
MCH_GRCOMP
40.2_1%
2
Hub Interface
9
+V1.2S_GMCH_HUB
R6T2
1
2
8
HUB_HLZCOMP
27.4_1%
9
1
8,47
MCH_HLVREF
A
B
3..5,9,18,20,40,41,47,48
+VCC_IMVP
R4T1
301_1%
R4E2
8,47
MCH_HYSWING
150_1%
R5D3
1
2
8
MCH_HXRCOMP
8,18
27.4_1%
R4E1
1
2
8
MCH_HYRCOMP
27.4_1%
3..5,9,18,20,40,41,47,48
+VCC_IMVP
R5T4
49.9_1%
R5T5
8
MCH_HAVREF
100_1%
To support the Brookdale-G to Montara-G interposer,
the following resistor need to be changed to these
new values.
R5D3 = 24.9_1% R4E1 = 24.9_1%
R5R8 = 169_1% R6T2 = 68.1_1%
DAC
R5R8
7
DAC_REFSET
127_1%
9
+V1.2S_GMCH_HUB
R6T5
49.9_1%
R6T4
8
MCH_PSWING
100_1%
+V1.2S_GMCH_HUB
C6T3
No Stuff
NO_STUFF_470PF
MCH_GTLREF2
R6T7
243_1%
R6T9
NO_STUFF_56.2_1%
R6T8
100_1%
C6T4
R6T10
MCH_GTLREF3
NO_STUFF_0
NO_STUFF_0.01UF
B
C
8,18
HUB_PD[10:0]
R6E8
HUB_PD0
LAI_HUB_PIN6
392_1%
HUB_PD2
LAI_HUB_PIN10
R6F1
392_1%
R6F12
HUB_PD4
LAI_HUB_PIN18
392_1%
R6F10
LAI_HUB_PIN26
HUB_PSTRB#
392_1%
R6F16
HUB_PD6
LAI_HUB_PIN34
392_1%
HUB_PD7
LAI_HUB_PIN38
R6F21
392_1%
9,43,48
+V2.5_GMCH_SM
R5F3
150_1%
R5F1
7
MCH_SMVSWINGH
604 1%
9,43,48
+V2.5_GMCH_SM
R5F4
604
1%
R5F2
7
MCH_SMVSWINGL
150_1%
9,43,48
+V2.5_GMCH_SM
System Memory
C6T5
R6T13
0.1UF
60.4_1%
R6T11
7
MCH_SMRCOMP
60.4_1%
C
D
LAI Hub Interface
J6U1
No_Stuff_HUBLINK
MCH_HLVREF
2
1
4
3
6
5
LAI_HUB_PIN7
8
7
10
9
LAI_HUB_PIN11
12
11
14
13
16
15
18
17
LAI_HUB_PIN19
20
19
22
21
LAI_HUB_PIN23
24
23
26
25
28
27
30
29
LAI_HUB_PIN31
32
31
34
33
LAI_HUB_PIN35
36
35
38
37
40
39
42
41
44
43
46
45
LAI_HUB_PIN47
48
47
50
49
52
51
54
53
56
55
58
57
LAI_HUB_PIN59
60
59
62
61
64
63
66
65
68
67
70
69
LAI_HUB_PIN71
72
71
74
73
76
75
78
77
80
79
Layout Note:
The following signals should have 10 mil spacing and must be routed 20 mil from any other trace.
MCH_HXSWING
MCH_HYSWING
MCH_HDVREF
MCH_HXRCOMP
MCH_HYRCOMP
MCH_HCCVREF
MCH_HLVREF
MCH_SMVSWINGL
MCH_SMRCOMP
MCH_SMVSWINGH
HUB_HLZCOMP
MCH_PSWING
DAC_REFSET
MCH_GRCOMP
MCH_HAVREF
Title
852GM Circuitry
Size
Project:
A
Intel 852GM CRB
D
E
R6F4
392_1%
HUB_PD1
4
R6F5
392_1%
HUB_PD3
R6F11
392_1%
CLK_HUBLAI 6
R6F13
392_1%
HUB_PSTRB 8,18
R6F17
392_1%
HUB_PD5
R6F18
392_1%
PCI_RST# 7,8,15,18,33
R6F22
392_1%
HUB_PD9
3
R6F25
392_1%
HUB_PD10
R6G1
392_1%
HUB_PD8
2
1
Document Number
Rev
A#
10
of
59
E

Advertisement

Table of Contents
loading

Table of Contents