Texas Instruments TMS320C6711D User Manual page 22

TMS320C6711D
FLOATING POINT DIGITAL SIGNAL PROCESSOR
SPRS292A − OCTOBER 2005 − REVISED NOVEMBER 2005
DEVCFG register description
The device configuration register (DEVCFG) allows the user control of the EMIF input clock source for the
device. For more detailed information on the DEVCFG register control bits, see Table 16 and Table 17.
Table 16. Device Configuration Register (DEVCFG) [Address location: 0x019C0200 − 0x019C02FF]
31
15
Reserved †
RW-0
Legend: R/W = Read/Write; -n = value after reset
† Do not write non-zero values to these bit locations.
Table 17. Device Configuration (DEVCFG) Register Selection Bit Descriptions
BIT # NAME
31:5 Reserved
4 EKSRC
3:0 Reserved
22
DEVICE CONFIGURATIONS (CONTINUED)
Reserved †
RW-0
5 4
EKSRC
R/W-0
Reserved. Do not write non-zero values to these bit locations.
EMIF input clock source bit.
Determines which clock signal is used as the EMIF input clock.
0 = SYSCLK3 (from the clock generator) is the EMIF input clock source (default)
1 = ECLKIN external pin is the EMIF input clock source
Reserved. Do not write non-zero values to these bit locations.
•
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
3
Reserved †
R/W-0
DESCRIPTION
16
0