System 8000, Functional Relationships - ZiLOG System 8000 Hardware Reference Manual

HRM
Zilog
HRM
s
TAPE DRIVE
INTERFACE
(96·PIN FLAT
RIBBON CABLE)
9·TRACK TAPE]
CONTROLLER
CARTRIDGE ]
TAPE
CONTROLLER
r1::::::::::'i
r""' - -----.J--; ::
I I I
TAPE
I
L
I
DRIVE(S)
J
J
~
DISK DRIVE
INTERFACE
(96·PIN FLAT
RIBBON CABLE)
DISK
DRIVE(S)
WINCHESTER
DISK
CONTROLLER
UP TO 3 ADDITIONAL
MEMORY ARRAY BOARDS
,---------l
I
I
MEMORY ARRAY
I
I
J
TAPE DRIVE
J
l .
9-TRACK
I
I
UP TO 8
L-
..J
FUTURE OPTIO~I
UP TO 3 ADDITIONAL DRIVES
/
"'"
r--------...,
,-'---------, I
, ... - - - - - - - . . , I I
I I I
I I I
ILJ
LJ
J
32·BIT ECC MEMORY BUS
Z·BUS BACKPLANE INTERCONNECT (ZBI)
[
ECC
CONTROLLER
[
CPU
----
SECONDARY
SERIAL
E10ARD
r
[ S M D
: DRIVElS)
L __
-_-_--.1..,...
UPTO 4
S"OC.
~l
I F M D C A
LLITROLLER
SSB2
r~~
•• - _-_-,_..
I
I
I
Figure 4-1
00387
System 8000, Functional Relationships
4.4.
Bus Si.gnals
Table 4-1 lists all the ZSI signal lines and their defini-
tions. One signal name can designate more than one signal
line; in this case, the signal name is followed by numbers
in angles brackets
«»
which indicate the quantity of lines
and their designations" For example, the signal designated
AD<31:0> is the name for the 32 address and data lines (ADO
through
AD31)
that are part of the bus. Within the angled
brackets, the 31 indicates the most significant line.
4-2
Zilog
4-2