Table of Contents
Advertisement
RET
Source Format:
Operation:
OP-Code:
Type:
Clock Cycles:
Flag:
Description:
Example:
RETD e
Source Format:
Source Format:
Operation:
Operation:
OP-Code:
OP-Code:
Type:
Type:
Clock Cycles:
Clock Cycles:
Flag:
Flag:
Description:
Description:
Example:
Example:
S1C6200/6200A CORE CPU MANUAL
Return from subroutine
RET
PCSL
M(SP), PCSH
1 1 1 1 1 1 0 1
MSB
VI
7
C –
Not affected
Z –
Not affected
D –
Not affected
I –
Not affected
Jumps to the return address that was pushed onto the stack when the subroutine
was called.
PCP
1101
PCS
1000 1101
SP
BD
Memory (SP)
1101
Memory (SP+1)
0010
Memory (SP+2)
0010
Load immediate data e to memory, and increment X by 2, then return
RETD e
PCSL
M(SP), PCSH
M(X)
e
to e
, M(X+1)
3
0
MSB
0 0 0 1 e
e
e
7
6
MSB
I
12
C –
C –
Z –
Not affected
D –
Z –
Not affected
D –
I –
Not affected
I –
Not affected
Loads 8-bit immediate data e into the data memory location addressed by IX and
executes the RET command. X is incremented by 2.
RETD F5H
PCP
0000
PCS
1010 1011
SP
BD
Memory (SP)
1101
Memory (SP+1)
0010
Memory (SP+2)
0010
X register
0010 1010
Memory (2AH)
0000
Memory (2BH)
0000
M(SP+1), PCP
M(SP+2), SP
1 1 1 1
FDFH
LSB
RET
0010
0010 1101
C0
1101
0010
0010
M(SP+1), PCP
M(SP+2), SP
e
to e
, X
X + 2
7
4
LSB
e
e
e
e
e
100H to 1FFH
5
4
3
2
1
0
LSB
0010
0010 1101
C0
1101
0010
0010
0010 1100
0101
1111
EPSON
3 INSTRUCTION SET
SP + 3
SP + 3,
73
Advertisement
Table of Contents
