Table of Contents
Advertisement
CrossLink-NX Evaluation Board
User Guide
5
J17, J18 and J19 All Right-Angle PMOD connectors
J17
D
PMOD0_1
1
7
PMOD0_7
PMOD0_2
2
8
PMOD0_8
PMOD0_3
3
9
PMOD0_9
PMOD0_4
PMOD0_10
4
10
5
11
6
12
PMOD 2x6
C
J19
PMOD2_1
1
7
PMOD2_7
PMOD2_2
2
8
PMOD2_8
PMOD2_3
3
9
PMOD2_4
4
10
5
11
6
12
PMOD 2x6
B
PMOD2 unavailable when Bank0 / Flash set to 1.8V
A
5
© 2019-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
38
4
J18
PMOD1_1
1
7
PMOD1_7
PMOD1_2
2
8
PMOD1_8
PMOD1_3
3
9
PMOD1_9
PMOD1_4
PMOD1_10
4
10
VCCIO7
VCCIO7
5
11
6
12
C67
PMOD 2x6
C72
0.1uF
0.1uF
PMOD2_9
{9}
PMOD2_10
{9}
VCCIO7
C73
0.1uF
4
3
PMOD0_1
D10
PL3A/ULC_GPLL0T_IN
PMOD0_2
D9
PL3B/ULC_GPLL0C_IN
PMOD0_3
D7
PL4A
PMOD0_4
D8
PL4B
PMOD0_7
D6
PL6A
PMOD0_8
D5
PL6B
PMOD0_9
D4
PL8A
PMOD0_10
D3
PL8B
PMOD1_1
E10
PL10A
PMOD1_2
E9
PL10B
PMOD1_3
E7
PL11A
PMOD1_4
E8
PL11B
PMOD1_7
E4
PL13A
PMOD1_8
E3
PL13B
PMOD1_9
E2
PL15A
PMOD1_10
F1
PL15B
PMOD2_1
J2
PL17A/PCLKT7_2
PMOD2_2
J1
PL17B
PMOD2_3
K2
PL19A/PCLKT7_1
PMOD2_4
K1
PL19B
PMOD2_7
K3
PL20A/PCLKT7_0
PMOD2_8
K4
PL20B
F8
NC61
F7
NC48
F6
NC49
F5
NC50
F4
NC51
F3
NC64
F2
NC65
G2
NC52
G1
NC53
G8
NC54
H8
NC55
H7
NC56
H6
NC57
H5
NC58
G7
NC59
G6
NC60
H2
NC62
H1
NC63
G5
NC66
G4
NC67
J8
NC68
J7
NC69
G3
NC70
J6
NC71
J5
NC72
J4
NC73
J3
NC74
3
Figure A.8. PMODs
2
1
VCCIO7
U3H
E5
VCCIO7
H3
VCCIO7
VCCIO7
C68
C69
C70
10uF
10uF
0.1uF
Bank7
3.3v
LIFCL-40-BG400
Lattice Semiconductor Applications
Lattice Semiconductor Applications
Lattice Semiconductor Applications
http://www.latticesemi.com/Support
http://www.latticesemi.com/Support
http://www.latticesemi.com/Support
Title
Title
Title
PMODs
PMODs
PMODs
Size
Size
Size
Project
Project
Project
B
B
B
CrossLink-NX Evaluation Board
CrossLink-NX Evaluation Board
CrossLink-NX Evaluation Board
Date:
Date:
Date:
Friday, Nov 22, 2019
Friday, Nov 22, 2019
Friday, Nov 22, 2019
Sheet
Sheet
Sheet
2
1
FPGA-EB-02028-1.4
D
C71
0.1uF
C
B
A
Schematic Rev
Schematic Rev
Schematic Rev
B-1
B-1
B-1
Board Rev
Board Rev
Board Rev
B
B
B
8
8
8
of
of
of
14
14
14
Advertisement
Table of Contents
