CrossLink-NX Evaluation Board
User Guide
Figures
Figure 3.1. Board Power Scheme ........................................................................................................................................ 14
2
Figure A.1. Title Page .......................................................................................................................................................... 31
Figure A.2. Block Diagram ................................................................................................................................................... 32
Figure A.3. USB Interface .................................................................................................................................................... 33
Figure A.8. PMODs .............................................................................................................................................................. 38
Figure A.9. Configuration and ADC ..................................................................................................................................... 39
Figure A.10. FMC-LPC .......................................................................................................................................................... 40
Figure A.11. Power CSI and Banks ...................................................................................................................................... 41
Figure A.12. Power Decoupling ........................................................................................................................................... 42
Figure A.13. Power Regulators ........................................................................................................................................... 43
Figure A.14. Power Block Diagram ...................................................................................................................................... 44
Tables
Table 2.1. Jumper Table ...................................................................................................................................................... 13
Table 4.1. JTAG Connections ............................................................................................................................................... 15
Table 4.2. Other JTAG Signals ............................................................................................................................................. 17
Table 5.1. Clock Sources ..................................................................................................................................................... 18
2
C Global Bus Connections ................................................................................................................................ 19
Table 7.4. Various LED Signals ............................................................................................................................................ 22
Table 11.1. Ordering Information ....................................................................................................................................... 30
© 2019-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
4
2
C Architecture ................................................................................................................... 15
FPGA-EB-02028-1.4