Figure A.14. Power Block Diagram - Lattice Semiconductor LIFCL-40-EVN User Manual

CrossLink-NX Evaluation Board
User Guide
5
+12.0 V
D
S W- 3A ( U 1 0 )
VCC_CORE_1P0
1 . 5 V/ 1 . 8 V / 2 . 5 V /3 . 3 V
+1.0 V
V1P0_LDO
+1.0 V
C
V1P8
+1.8 V
V1P2
+1.2 V
V2P8
+2.8 V
V3P3
B +3.3 V
V5P0
+5.0 V
V1P8_LDO
+1.8 V
FTDI (U1)
A
Raspberry (JP5)
5
© 2019-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
44
4
FPGA Mezz ani ne
12 V
Card (FMC) Low Pin
V3P3
3.3 V
Count (LP C)
(U9)
VADJ
V1P8_LDO VCC_CORE_V1P0
V1P8_LDO
V1P8_DPHY V1P8_VCCAUX
VCC
LIFCL-40
V1P0_LDO
V1P0_DPHY
V3P3
VCCIO7
(U3)
V3P3/
VCCIO6
V1P8
VCCIO5 VCCIO4
V1P8
V1P8
4

Figure A.14. Power Block Diagram

3 2
V1P8_LDO V1P0_LDO
V3P3/V1P8
V1P8_VCCPLLSD0 V1P0_VCCSD0 VCCIO0
Serd es
VCCIO1 V3P3
V3P3
VCCIO2
V1P8_VCCADC18 V1P8_LDO
ADC
VCCIO3
V1P8
3 2
1
Lattice Semiconductor Applications Lattice Semiconductor Applications Lattice Semiconductor Applications
http://www.latticesemi.com/Support http://www.latticesemi.com/Support http://www.latticesemi.com/Support
Title Title Title
Power Block Diagram Power Block Diagram Power Block Diagram
Size Size Size Project Project Project
Schematic Rev Schematic Rev Schematic Rev
B B B
CrossLink-NX Evaluation Board CrossLink-NX Evaluation Board CrossLink-NX Evaluation Board
Board Rev Board Rev Board Rev
Date: Date: Date: Friday, Nov 22, 2019 Friday, Nov 22, 2019 Friday, Nov 22, 2019 Sheet Sheet Sheet 14 14 14 of of of 14 14 14
1
FPGA-EB-02028-1.4
D
C
B
A
B-1 B-1 B-1
B B B