Part 3.13: 40-Pin Expansion Headers - Alinx ZYNQ UltraScale+ AXU9EGB User Manual

Fpga development board
Table of Contents

Advertisement

PWRGD
FMC_HDMI_SDA
FMC_HDMI_SCL

Part 3.13: 40-Pin Expansion Headers

The carrier board is reserved with one 0.1inch spacing standard 40-pin
expansion ports J50, which is used to connect the ALINX modules or the
external circuit designed by the user. The expansion port has 40 signals, of
which 1-channel 5V power supply, 2-channel 3.3 V power supply, 3-channle
ground and 34 IOs. The IO of the expansion port is connected to the IO of the
PL end of the ZYNQ chip, and the level standard is 3.3V.
J50 Expansion Header Pin Assignment
J50 Pin
Signal Name
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
58 / 66
B50_L3_N
B50_L2_P
B50_L2_N
Pin Number
GND
-
IO_1N
G19
IO_2N
B19
IO_3N
C19
IO_4N
A12
IO_5N
B13
IO_6N
A20
IO_7N
A15
IO_8N
A22
IO_9N
B12
IO_10N
AG15
IO_11N
AE14
IO_12N
G14
IO_13N
AK14
IO_14N
AH13
IO_15N
AP14
IO_16N
G16
IO_17N
J15
GND
-
AXU9EGB User Manual
E10
FMC Power Good Signal
H10
FMC I2C Communication Data
G10
FMC I2C Communication Clock
J50 Pin
Signal Name
2
+5V
4
IO_1P
6
IO_2P
8
IO_3P
10
IO_4P
12
IO_5P
14
IO_6P
16
IO_7P
18
IO_8P
20
IO_9P
22
IO_10P
24
IO_11P
26
IO_12P
28
IO_13P
30
IO_14P
32
IO_15P
34
IO_16P
36
IO_17P
38
GND
Pin Number
-
G18
B18
C18
A13
C13
B20
B15
A21
C12
AF15
AE15
G15
AK15
AH14
AN14
H16
J16
-
www.alinx.com

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ UltraScale+ AXU9EGB and is the answer not in the manual?

Questions and answers

Table of Contents