Part 3.9: Can Communication Interface; Part 3.10: 485 Communication Interface - Alinx ZYNQ UltraScale+ AXU9EGB User Manual

Fpga development board
Table of Contents

Advertisement

Part 3.9: CAN Communication Interface

There are 2 CAN communication interfaces on the AXU9EGB carrier
board, which are connected to the MIO interface of the BANK501 on the PS
system side. The CAN transceiver chip selected TI's SN65HVD232C chip for
user CAN communication services. The connection of the CAN transceiver
chip on the PS side is show as Figure 3-9-1
Figure 3-9-1: Connection diagram of CAN transceiver chip on PS side
The CAN communication pin assignments are as follows:
Signal Name
PS_CAN1_TX
PS_CAN1_RX
PS_CAN2_TX
PS_CAN2_RX

Part 3.10: 485 Communication Interface

There are two 485 communication interfaces on the AXU9EGB carrier
board. The 485 communication port 1 is connected to the IO interface of
50 / 66
ZYNQ Pin Name
PS_MIO39
PS_MIO38
PS_MIO40
PS_MIO41
AXU9EGB User Manual
ZYNQ Pin Number
N23
L23
M23
J24
Description
CAN1 Transmitter
CAN1 Receiver
CAN2 Transmitter
CAN2 Receiver
www.alinx.com

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ UltraScale+ AXU9EGB and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Table of Contents