Figure A-9 Adc/Dac Block Diagram; Figure A-10 Adc/Dac Connector J2 - ARM Versatile/IT1 User Manual

Interface tile
Table of Contents

Advertisement

Prototyping pads
Z133, ADC_DOUT
Z134, ADC_BUSY
Z131, ADC_DATA
Z135, ADC_CLK
Z132
Z129, DAC_DATA
Z128, DAC_CLK
Z130
A.1.7
IDE
ARM DUI 0188C
Analog
digital
ADS7844E
S1-2
ADC_nCS
3V3
Digital
analog
AD5324
S1-1
DAC_nCS
3V3
5V
Regulator
Figure A-11 on page A-14 shows the IDE block diagram (not all pullup and pulldown
resistors are shown) and Figure A-12 on page A-15 shows the IDE connector.
Copyright © 2004-2007. ARM Limited. All rights reserved.
to
AVCC
VREF
(U3)
AGND
AVCC
to
VREF
AGND
(U5)
3V3
AGND
Signals and Pinouts
ADC_CH[7:0]
(0 to 2.5V)
Input filter
DAC_CH[3:0]
(0 to 2.5V)

Figure A-9 ADC/DAC block diagram

1
2
3V3
VREF
ADC_CH0
ADC_CH2
ADC_CH4
ADC_CH6
DAC_CH0
DAC_CH2
15
16

Figure A-10 ADC/DAC connector J2

AGND
AGND
ADC_CH1
ADC_CH3
ADC_CH5
ADC_CH7
DAC_CH1
DAC_CH3
A-13

Advertisement

Table of Contents
loading

Table of Contents