Alinx AXKU040 User Manual page 14

KINTEX UltraScale+ FPGA Board AXKU040 User Manual
PL_DDR4_RAS_B
PL_DDR4_CAS_B
PL_DDR4_CKE
PL_DDR4_ACT_B
PL_DDR4_CLK_N
PL_DDR4_CLK_P
PL_DDR4_CS_B
PL_DDR4_OTD
PL_DDR4_PAR
PL_DDR4_RST
14 / 59
IO_L8N_T1L_N3_AD5N_45
IO_L8P_T1L_N2_AD5P_45
IO_L14N_T2L_N3_GC_45
IO_L21N_T3L_N5_AD8N_45
IO_L22N_T3U_N7_DBC_AD0N_45
IO_L22P_T3U_N6_DBC_AD0P_45
IO_L21P_T3L_N4_AD8P_45
IO_L17P_T2U_N8_AD10P_45
IO_L20N_T3L_N3_AD1N_45
IO_L15N_T2L_N5_AD11N_45
AM19
AL19
AJ16
AF18
AE15
AE16
AE18
AG19
AF14
AG16
www.alinx.com