Alinx AXKU040 User Manual page 13

KINTEX UltraScale+ FPGA Board AXKU040 User Manual
PL_DDR4_DM6
PL_DDR4_DM7
PL_DDR4_DQS0_P
PL_DDR4_DQS0_N
PL_DDR4_DQS1_P
PL_DDR4_DQS1_N
PL_DDR4_DQS2_P
PL_DDR4_DQS2_N
PL_DDR4_DQS3_P
PL_DDR4_DQS3_N
PL_DDR4_DQS4_P
PL_DDR4_DQS4_N
PL_DDR4_DQS5_P
PL_DDR4_DQS5_N
PL_DDR4_DQS6_P
PL_DDR4_DQS6_N
PL_DDR4_DQS7_P
PL_DDR4_DQS7_N
PL_DDR4_A0
PL_DDR4_A1
PL_DDR4_A2
PL_DDR4_A3
PL_DDR4_A4
PL_DDR4_A5
PL_DDR4_A6
PL_DDR4_A7
PL_DDR4_A8
PL_DDR4_A9
PL_DDR4_A10
PL_DDR4_A11
PL_DDR4_A12
PL_DDR4_A13
PL_DDR4_BA0
PL_DDR4_BA1
PL_DDR4_BG0
PL_DDR4_WE_B
13 / 59
IO_L13P_T2L_N0_GC_QBC_46
IO_L19P_T3L_N0_DBC_AD9P_46
IO_L4P_T0U_N6_DBC_AD7P_44
IO_L4N_T0U_N7_DBC_AD7N_44
IO_L10P_T1U_N6_QBC_AD4P_44
IO_L10N_T1U_N7_QBC_AD4N_44
IO_L16P_T2U_N6_QBC_AD3P_44
IO_L16N_T2U_N7_QBC_AD3N_44
IO_L22P_T3U_N6_DBC_AD0P_44
IO_L22N_T3U_N7_DBC_AD0N_44
IO_L4P_T0U_N6_DBC_AD7P_46
IO_L4N_T0U_N7_DBC_AD7N_46
IO_L10P_T1U_N6_QBC_AD4P_46
IO_L10N_T1U_N7_QBC_AD4N_46
IO_L16P_T2U_N6_QBC_AD3P_46
IO_L16N_T2U_N7_QBC_AD3N_46
IO_L22P_T3U_N6_DBC_AD0P_46
IO_L22N_T3U_N7_DBC_AD0N_46
IO_L18N_T2U_N11_AD2N_45
IO_L23N_T3U_N9_45
IO_L20P_T3L_N2_AD1P_45
IO_L16N_T2U_N7_QBC_AD3N_45
IO_L19N_T3L_N1_DBC_AD9N_45
IO_L15P_T2L_N4_AD11P_45
IO_L23P_T3U_N8_45
IO_L11N_T1U_N9_GC_45
IO_L24P_T3U_N10_45
IO_L13P_T2L_N0_GC_QBC_45
IO_L19P_T3L_N0_DBC_AD9P_45
IO_L24N_T3U_N11_45
IO_L14P_T2L_N2_GC_45
IO_L10N_T1U_N7_QBC_AD4N_45
IO_L18P_T2U_N10_AD2P_45
IO_L10P_T1U_N6_QBC_AD4P_45
IO_L16P_T2U_N6_QBC_AD3P_45
IO_L9N_T1L_N5_AD12N_45
AJ29
AL32
AG21
AH21
AH24
AJ25
AJ20
AK20
AP20
AP21
AL27
AL28
AN29
AP30
AH33
AJ33
AN34
AP34
AG14
AF17
AF15
AJ14
AD18
AG17
AE17
AK18
AD16
AH18
AD19
AD15
AH16
AL17
AG15
AL18
AJ15
AL15
www.alinx.com