Advertisement
9-1. PIN ASSIGNMENTS
9-2. PIN DISCRIPTION
Signal
Type
A[31:3]#
I/O The A[31:3]# (Address) signals define a 2
A20M#
I
ADS#
I/O The ADS# (Address Strobe) signal is asserted to indicate the validity of the transaction address on the A[31:3]# pins.
BCLK
I
BNR#
I/O The BNR# (Block Next Request) signal is used to assert a bus stall by any bus agent who is unable to accept new bus
BP[3:2]#
I/O The BP[3:2]# (Breakpoint) signals are outputs from the processor that indicate the status of breakpoints.
BPM[1:0]#
I/O The BPM[1:0]# (Breakpoint Monitor) signals are breakpoint and performance monitor signals. They are outputs from
BPRI#
I
1
2
3
4
5
6
7
8
9
10
11 12
AN
V S S
A 1 2
A 1 6
A 6
R S V
A M
R S V
V C C
V S S
V C C
V S S
V C C
AL
V S S
V S S
A 1 5
A 1 3
A 9
R S V
AK
V C C
V S S
A 2 8
A 3
A 1 1
V R E F 6
AJ
A 2 1
V S S
V C C
V S S
V C C
V S S
AH
V S S
R S V
A 1 0
A 5
A 8
A 4
AG
E D G C T R L
A 1 9
V S S
AF
V C C
R S V
A 2 5
AE
V C C
A 1 7
A 2 2
AD
V S S
A 3 1
V R E F 5
AC
R S V
A 2 0
V S S
AB
A 2 4
V C C
A 2 3
AA
A 2 7
A 3 0
V C C
Z
V S S
A 2 9
A 1 8
Y
R S V
A 2 6
V S S
X
R S V
R E S E T
R S V
W
D 0
R S V
V C C
V
V S S
R S V
V R E F 4
U
D 4
D 1 5
V S S
T
V C C
D 1
D 6
S
D 8
D 5
V C C
R
V R E F 3
R S V
D 1 7
Q
D 1 2
D 1 0
V S S
P
V C C
D 1 8
D 9
N
D 2
D 1 4
V C C
M
V S S
D 1 1
D 3
L
D 1 3
D 2 0
V S S
K
V C C
V R E F 2
D 2 4
J
D 7
D 3 0
V C C
H
V S S
D 1 6
D 1 9
G
D 2 1
D 2 3
V S S
F
V C C
V C C
D 3 2
D 2 2
R S V
D 2 7
E
D 2 6
D 2 5
V C C
V S S
V C C
V S S
D
V S S
V S S
V C C
D 3 8
D 3 9
D 4 2
C
D 3 3
V C C
D 3 1
D 3 4
D 3 6
D 4 5
B
D 3 5
V S S
V C C
V S S
V C C
V S S
A
D 2 9
D 2 8
D 4 3
D 3 7
D 4 4
1
2
3
4
5
6
7
8
9
10
11 12
When ADS# is active, these pins transmit the address of a transaction; when ADS# is inactive, these pins transmit
transaction type information. These signals must connect the appropriate pins of all agents on the Intel Celeron pro-
cessor system bus. The A[31:24]# signals are parity-protected by the AP1# parity signal, and the A[23:3]# signals are
parity-protected by the AP0# parity signal.
On the active-to-inactive transition of RESET#, the processors sample the A[31:3]# pins to determine their power-on
configuration.
If the A20M# (Address-20 Mask) input signal is asserted, the Intel Celeron processor masks physical address bit 20
(A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting
A20M# emulates the 8086 processor's address wrap-around at the 1MB boundary.
Assertion of A20M# is only supported in real mode.
A20M# is an asynchronous signal. However, to ensure recognition of this signal following an I/O write instruction, it
must be valid along with the TRDY# assertion of the corresponding I/O Write bus transaction.
All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal
snoop, or deferred reply ID match operations associated with the new transaction.
This signal must connect the appropriate pins on all Intel Celeron processor system bus agents.
The BCLK (Bus Clock) signal determines the bus frequency. All Intel Celeron processor system bus agents must
receive this signal to drive their outputs and latch their inputs on the BCLK rising edge.
All external timing parameters are specified with respect to the BCLK signal.
transactions. During a bus stall, the current bus owner cannot issue any new transactions.
Since multiple agents might need to request a bus stall at the same time, BNR# is a wire-OR signal which must con-
nect the appropriate pins of all Intel Celeron processor system bus agents. In order to avoid wire-OR glitches associ-
ated with simultaneous edge transitions driven by multiple drivers, BNR# is activated on specific clock edges and
sampled on specific clock edges.
the processor which indicate the status of breakpoints and programmable counters used for monitoring processor per-
formance.
The BPRI# (Bus Priority Request) signal is used to arbitrate for ownership of the Intel Celeron processor system bus. It
must connect the appropriate pins of all Intel Celeron processor system bus agents. Observing BPRI# active (as
asserted by the priority agent) causes all other agents to stop issuing new requests, unless such requests are part of
an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then
releases the bus by deasserting BPRI#.
13
14 15
16
17
18
19
20
21
22
23
24 25
26
27
R S V
R S V
B P R I
D E F E R
R S V
R S V
T R D Y
D R D Y
V S S
V C C
V S S
V C C
V S S
V C C
V S S
V C C
R S V
A 7
R E Q 4
R E Q 3
R S V
H I T M
HIT
D B S Y
A 1 4
R S V
R E Q 0
L O C K
V R E F 7
R S V
P W R G D R S 2
V C C
V S S
V C C
V S S
V C C
V S S
V C C
V S S
B N R
R E Q 1
R E Q 2
R S V
R S 1
V C C
R S 0
T H E R M
T R I P
P I N S I D E V I E W
V C C
D 6 3
V S S
V C C
V S S
V C C
V S S
V R E F 1
S L E W
V C C
V S S
V C C
V S S
R S V
R S V
D 6 2
C T R L
D 4 1
D 5 2
V S S
V C C
V S S
V C C
V S S
V C C
D 4 9
D 4 0
D 5 9
D 5 5
D 5 4
D 5 8
D 5 0
D 5 6
V C C
V S S
V C C
V S S
V C C
V S S
V C C
V S S
D 5 1
D 4 7
D 4 8
D 5 7
D 4 6
D 5 3
D 6 0
D 6 1
13
14 15
16
17
18
19
20
21
22
23
24 25
26
27
Description
32
-byte physical memory address space.
UP-5900VS CIRCUIT DESCRIPTION
5 – 8
28
29
30
31 32
33
34 35
36
37
AN
B R 0
A D S
T R S T
TDI
T D O
A M
V S S
V C C
V S S
V I D 1
AL
T H R M D N
T H R M D P
T C K
V I D 0
V I D 2
AK
R S V
T M S
V C C
V S S
AJ
V C C
B S E L 1
B S E L 0
S M I
V I D 3
AH
S L P
V C C
V S S
V C C
AG
INIT
S T P C L K
I G N N E
AF
V S S
V C C
V S S
AE
A 2 0 M
I E R R
F L U S H
AD
V C C
V S S
V_1.5
AC
V S S
F E R R
R S V
AB
V S S
V C C
V _ C M O S
AA
R S V
R S V
V C C
Z
V C C
V_2.5
V S S
Y
R S V
V C C
V S S
X
V S S
V C C
V S S
W
P L L 1
R S V
B C L K
V
V C C
V S S
V C C
U
P L L 2
R S V
R S V
T
V S S
V C C
V S S
S
R S V
R T T
R S V
C T R L
R
V C C
V C C
V S S
Q
R S V
R S V
R S V
P
V S S
V C C
V S S
N
R S V
R S V
R S V
M
V C C
V S S
LINT0
L
R S V
P I C D 1
LINT1
K
V C C
V C C
V S S
J
P I C C L K
P I C D 0
P R E Q
H
V C C
V S S
V C C
G
B P 2
R S V
R S V
F
V S S
V C C
V S S
V C C
E
R S V
R S V
V R E F 0
B P M 1
B P 3
D
V S S
V C C
V S S
V C C
C
R S V
R S V
R S V
B P M 0
C P U P R E S
B
V C C
V S S
V C C
R S V
A
R S V
R S V
R S V
P R D Y
V S S
28
29
30
31 32
33
34 35
36
37
Advertisement
Chapters
