Advertisement
Name
Type
SDDACK#
O
SDDREQ
I
SDIOR#
O
SDIOW#
O
SIORDY
I
Note:
After reset, all undefined signals on the primary channel will default to the same values as the undefined signals on the secondary channel.
■ ■ ■ ■ UNIVERSAL SERIAL BUS SIGNALS
Name
Type
OC[1:0]#
I
USBP0+,
I/O
USBP0
USBP1+,
I/O
USBP1
SECONDARY DMA ACKNOWLEDGE. This signal directly drives the IDE device DMACK# signal. It is asserted by
PIIX4E to indicate to IDE DMA slave devices that a given data transfer cycle (assertion of SDIOR# or SDIOW#) is a
DMA data transfer cycle. This signal is used in conjunction with the PCI bus master IDE function. It is not associated
with any AT compatible DMA channel.
If the IDE signals are configured for Primary and Secondary, this signal is connected to the corresponding signal on
the Secondary IDE connector.
If the IDE signals are configured for Primary Master and Primary Slave, these signals are used for the Primary Slave
connector.
During Reset: High
After Reset: High
SECONDARY DISK DMA REQUEST. This input signal is directly driven from the IDE device DMARQ signal. It is
asserted by the IDE device to request a data transfer, and used in conjunction with the PCI bus master IDE function.
It is not associated with any AT compatible DMA channel.
If the IDE signals are configured for Primary and Secondary, this signal is connected to the corresponding signal on
the Secondary IDE connector.
If the IDE signals are configured for Primary Master and Primary Slave, these signals are used for the Primary Slave
connector.
SECONDARY DISK IO READ. In normal IDE mode, this is the command to the IDE device that it may drive data
onto the SDD[15:0] lines. Data is latched by the PIIX4E on the negation edge of SDIOR#. The IDE device is
selected either by the ATA register file chip selects (SDCS1#, SDCS3#) and the SDA[2:0] lines, or the IDE DMA
slave arbitration signals (SDDACK#).
In an Ultra DMA/33 read cycle, this signal is used as DMARDY# which is negated by the PIIX4E to pause Ultra
DMA/33 transfers. In an Ultra DMA/33 write cycle, this signal is used as the STROBE signal, with the drive latching
data on rising and falling edges of STROBE.
If the IDE signals are configured for Primary and Secondary, this signal is connected to the corresponding signal on
the Secondary IDE connector.
If the IDE signals are configured for Primary Master and Primary Slave, these signals are used for the Primary Slave
connector.
During Reset: High
After Reset: High
SECONDARY DISK IO WRITE. In normal IDE mode, this is the command to the IDE device that it may latch data
from the SDD[15:0] lines. Data is latched by the IDE device on the negation edge of SDIOW#. The IDE device is
selected either by the ATA register file chip selects (SDCS1#, SDCS3#) and the SDA[2:0] lines, or the IDE DMA
slave arbitration signals (SDDACK#).
In read and write cycles this signal is used as the STOP signal, which is used to terminate an Ultra DMA/33 transac-
tion.
If the IDE signals are configured for Primary and Secondary, this signal is connected to the corresponding signal on
the Secondary IDE connector.
If the IDE signals are configured for Primary Master and Primary Slave, these signals are used for the Primary Slave
connector.
During Reset: High
After Reset: High
SECONDARY IO CHANNEL READY. In normal IDE mode, this input signal is directly driven by the corresponding
IDE device IORDY signal.
In an Ultra DMA/33 read cycle, this signal is used as STROBE, with the PIIX4E latching data on rising and falling
edges of STROBE. In an Ultra DMA write cycle, this signal is used as the DMARDY# signal which is negated by the
drive to pause Ultra DMA/33 transfers.
If the IDE signals are configured for Primary and Secondary, this signal is connected to the corresponding signal on
the Secondary IDE connector.
If the IDE signals are configured for Primary Master and Primary Slave, these signals are used for the Primary Slave
connector.
This is a Schmitt triggered input.
OVER CURRENT DETECT. These signals are used to monitor the status of the USB power supply lines. The corre-
sponding USB port is disabled when its over current signal is asserted.
SERIAL BUS PORT 0. This signal pair comprises the differential data signal for USB port 0.
During Reset: High-Z
After Reset: High-Z
SERIAL BUS PORT 1. This signal pair comprises the differential data signal for USB port 1.
During Reset: High-Z
After Reset: High-Z
UP-5900VS CIRCUIT DESCRIPTION
Description
During POS: High
During POS: High
During POS: High
Description
During POS: High-Z
During POS: High-Z
5 – 26
Advertisement
Chapters
