Lattice Semiconductor MachXO5-NX User Manual page 19

U7 Pin Number U7 Signal Name
43
44 INT/PWDN
45
46
47
48 VDDA1P8
© 2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02052-0.90
Net Name
RESET# SGMII_RST_N
SGMII_INT
LED_2 SGMII_LED_2
LED_1 SGMII_LED_1
LED_0 SGMII_LED_0
SGMII_PHY_D1V8
MachXO5-NX Development Board
Preliminary Evaluation Board User Guide
MachXO5-25 Ball Location
T6
T5
—
—
—
—
Application Notes
Default Pull down
Default pull up. Shunt
JP3 to pull down.
Drive Red LED D15
Drive Red LED D14
Drive Red LED D13
1.8 V Power
19