System Reset; Figure 3. Pvd Thresholds; Figure 4. Reset Circuit - ST STM32F4 Series Getting Started

AN4488
2.3.3

System reset

A system reset sets all registers to their reset values except for the reset flags in the clock
controller CSR register and the registers in the Backup domain (see
A system reset is generated when one of the following events occurs:
1. A low level on the NRST pin (external reset)
2. window watchdog end-of-count condition (WWDG reset)
3. Independent watchdog end-of-count condition (IWDG reset)
4. A software reset (SW reset)
5. Low-power management reset
The reset source can be identified by checking the reset flags in the Control/Status register,
RCC_CSR.
The products listed in
Only a pull-down capacitor is recommended to improve EMS performance by protecting the
device against parasitic resets, as exemplified in
Charging and discharging a pull-down capacitor through an internal resistor increases the
device power consumption. The capacitor recommended value (100 nF) can be reduced to
10 nF to limit this power consumption.

Figure 3. PVD thresholds

Table 1 do not require an external reset circuit to power-up correctly.

Figure 4. Reset circuit

DocID026304 Rev 3
Figure
Figure 4.
Power supplies
1).
11/44
43