Serial Audio Input Port Data Format (5) - Cirrus Logic Crystal CS8427 Series Preliminary Product Information

7.5 Serial Audio Input Port Data Format (5)

7 6
SIMS SISF
SIMS - Master/Slave Mode Selector
Default = '0'
0 - Serial audio input port is in slave mode
1 - Serial audio input port is in master mode
SISF - ISCLK frequency (for master mode)
Default = '0'
0 - 64*Fsi
1 - 128*Fsi
SIRES1:0 - Resolution of the input data, for right-justified formats
Default = '00'
00 - 24 bit resolution
01 - 20 bit resolution
10 - 16 bit resolution
11 - Reserved
SIJUST - Justification of SDIN data relative to ILRCK
Default = '0'
0 - Left-justified
1 - Right-justified
SIDEL - Delay of SDIN data relative to ILRCK, for left-justified data formats
Default = '0'
0 - MSB of SDIN data occurs in the first ISCLK period after the ILRCK edge
1 - MSB of SDIN data occurs in the second ISCLK period after the ILRCK edge
SISPOL - ISCLK clock polarity
Default = '0'
0 - SDIN sampled on rising edges of ISCLK
1 - SDIN sampled on falling edges of ISCLK
SILRPOL - ILRCK clock polarity
Default = '0'
0 - SDIN data is for the left channel when ILRCK is high
1 - SDIN data is for the right channel when ILRCK is high
30
5 4
SIRES1 SIRES0
3 2
SIJUST SIDEL
CS8427
1 0
SISPOL SILRPOL
DS477PP1