Quectel LTE-A Series Hardware Design page 7

LTE-A Module Series
EG18 Hardware Design
Table Index
TABLE 1: FREQUENCY BANDS, CA COMBINATIONS AND GNSS TYPES OF EG18 MODULE................. 12
TABLE 2: KEY FEATURES OF EG18 ............................................................................................................... 14
TABLE 3: I/O PARAMETERS DEFINITION ...................................................................................................... 20
TABLE 4: PIN DESCRIPTION ........................................................................................................................... 20
TABLE 5: OVERVIEW OF OPERATING MODES ............................................................................................ 31
TABLE 6: RF FUNCTION STATUS AND RELEVANT AT COMMANDS .......................................................... 35
TABLE 7: VBAT AND GND PINS ...................................................................................................................... 36
TABLE 8: PWRKEY PIN DESCRIPTION .......................................................................................................... 39
TABLE 9: RESET_N PIN DESCRIPTION ......................................................................................................... 42
TABLE 10: PIN DEFINITION OF THE (U)SIM INTERFACES .......................................................................... 44
TABLE 11: PIN DEFINITION OF USB INTERFACE ......................................................................................... 47
TABLE 12: PIN DEFINITION OF MAIN UART INTERFACE ............................................................................ 50
TABLE 13: PIN DEFINITION OF DEBUG UART INTERFACE......................................................................... 51
TABLE 14: PIN DEFINITION OF THE BT UART INTERFACE......................................................................... 51
TABLE 15: LOGIC LEVELS OF DIGITAL I/O ................................................................................................... 51
TABLE 16: PIN DEFINITION OF SPI INTERFACE .......................................................................................... 53
TABLE 17: PARAMETERS OF SPI INTERFACE TIMING ............................................................................... 54
TABLE 18: PIN DEFINITION OF PCM INTERFACE AND I2C INTERFACE ................................................... 56
TABLE 19: PIN DEFINITION OF THE ADC INTERFACES .............................................................................. 58
TABLE 20: CHARACTERISTICS OF ADC INTERFACES ................................................................................ 58
TABLE 21: PIN DEFINITION OF NETWORK STATUS/ACTIVITY INDICATOR .............................................. 58
TABLE 22: WORKING STATE OF THE NETWORK STATUS/ACTIVITY INDICATOR ................................... 59
TABLE 23: PIN DEFINITION OF STATUS........................................................................................................ 60
TABLE 24: RI BEHAVIORS ............................................................................................................................... 61
TABLE 25: PIN DEFINITION OF THE PCIE INTERFACE ................................................................................ 61
TABLE 26: PIN DEFINITION OF SDIO INTERFACE ....................................................................................... 65
TABLE 27: PIN DEFINITION OF RFFE INTERFACE USED TO CONTROL ANTENNA TUNER ................... 67
TABLE 28: PIN DEFINITION OF GPIO INTERFACE USED TO CONTROL ANTENNA TUNER .................... 67
TABLE 29: PIN DEFINITION OF USB_BOOT INTERFACE ............................................................................. 68
TABLE 30: PIN DEFINITION OF GPIOS .......................................................................................................... 69
TABLE 31: GNSS PERFORMANCE ................................................................................................................. 70
TABLE 32: PIN DEFINITION OF THE MAIN/RX-DIVERSITY/MIMO ANTENNA INTERFACES ..................... 72
TABLE 33: EG18-EA OPERATING FREQUENCIES ........................................................................................ 72
TABLE 34: EG18-NA OPERATING FREQUENCIES ....................................................................................... 73
TABLE 35: PIN DEFINITION OF GNSS ANTENNA INTERFACE .................................................................... 75
TABLE 36: GNSS FREQUENCY ...................................................................................................................... 75
TABLE 37: ANTENNA REQUIREMENTS ......................................................................................................... 78
TABLE 38: ABSOLUTE MAXIMUM RATINGS ................................................................................................. 81
TABLE 39: THE MODULE'S POWER SUPPLY RATINGS .............................................................................. 82
TABLE 40: OPERATION AND STORAGE TEMPERATURES ......................................................................... 82
TABLE 41: EG18-EA CURRENT CONSUMPTION .......................................................................................... 83
EG18_Hardware_Design 6 / 104