Mitsubishi Electric MELSEC Q Series Reference Manual page 389

Q corresponding melsecnet/h network system
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

APPENDICES
Number
Name
Meaning
No. of modules
SD340
mounted
SD341
SD342
SD343
Ethernet
Informa-
SD344
information
tion of 1st
module
SD345 to
SD346
SD347
SD348 to
Information from 2nd
SD354
module
SD355 to
Information from 3rd
Ethernet
SD361
module
information
SD362 to
Information from
SD368
4th module
Number
Name
Service
interval
SD550
Module No.
measurement
module
Module service
SD551
interval (ms value)
Service
interval time
Module service
SD552
interval (s value)
App - 47
Special Register List (Continued)
• Indicates the number of mounted Ethernet modules.
I/O No.
• Indicates I/O No. of mounted Ethernet module.
Network
• Indicates network No. of mounted Ethernet module.
No.
Group No. • Indicates group No. of mounted Ethernet module.
Station
• Indicates station No. of mounted Ethernet module.
No.
• Empty
Empty
(For the QCPU, the IP address of the 1st Ethernet module is
stored in the buffer memory.)
• Empty
Empty
(For the QCPU, an error code of the 1st Ethernet module is read
with the ERRRD instruction.)
• Data configuration is the same as that of the 1st module.
• Data configuration is the same as that of the 1st module.
• Data configuration is the same as that of the 1st module.
1: This applies to Universal model QCPUs except for the Q02UCPU.
(3)
Scan information
Special Register List
Meaning
• Sets I/O No. for module that measures service interval
• This register stores the service interval of a module specified by
SD550 when SM551 is turned on. (The time is measured in
increments of 100s.)
SD551: Stores a ms value (storage range: 0 to 65535)
SD552: Stores a s value (storage range: 0 to 900)
Explanation
Explanation
MELSEC-Q
Corresponding
Set by
Corresponding
ACPU
(When set)
D9
S (Initial)
New
S (Initial)
New
Corresponding
Set by
Corresponding
ACPU
(When set)
D9
U
New
S
New
(Request)
App - 47
CPU
QCPU
Rem
Qn(H)
QnPH
QnPRH
QnU
Rem
Qn(H)
QnPH
QnPRH
*1
QnU
Rem
CPU
QnA
Qn(H)
QnPH
QnPRH
Rem

Advertisement

Table of Contents

Troubleshooting

loading

Table of Contents