Figure 2-19. Rtsi Bus Interface Circuitry Block Diagram - National Instruments PCI E Series Programmer's Manual

Register-level programmer manual, multifunction i/o boards for pci bus computers, register-level
Hide thumbs Also See for PCI E Series:
Table of Contents

Advertisement

Chapter 2
Theory of Operation
PCI E Series RLPM
Trigger
7
Clock
mux

Figure 2-19. RTSI Bus Interface Circuitry Block Diagram

The RTSI functionality is provided in the DAQ-STC chip. This RTSI
trigger module consists of seven 12-to-1 multiplexers that drive seven RTSI
Trigger bus signals and four 8-to-1 multiplexers that drive the four RTSI
board signals.
Any of the seven RTSI trigger bus signals can be driven by eight internally
generated timing signals and the four RTSI board signals. Similarly, the
four RTSI board signals can be driven by any of the RTSI trigger bus
signals. Of the four RTSI board signals, only one is used. By programming
certain bits in the DAQ-STC, you can drive the CONVERT pulse onto
RTSI_BRD0 and then onto any of the TRIGGER lines.
DAQ-STC
TRIG1
TRIG2
CONVERT*
UPDATE*
WFTRIG
GPCTR0_SOURCE
GPCTR0_GATE
GPCTR0_OUT
STARTSCAN
AIGATE
SISOURCE
AOGATE
UISOURCE
AO2GATE
UI2SOURCE
GPCTR1_SOURCE
GPCTR1_GATE
RTSI_OSC (20 MHz)
2-26
© National Instruments Corporation

Advertisement

Table of Contents
loading

Table of Contents