References; Please Read: Important Legal Notices - Xilinx Kintex UltraScale FPGA KCU1250 Getting Started Manual

References

The most up to date information related to the KCU1250 kit and its documentation is
available on these websites.
Kintex UltraScale FPGA KCU1250 Characterization Kit
Kintex UltraScale FPGA KCU1250 Characterization Kit documentation
Kintex UltraScale FPGA KCU1250 Characterization Kit Master Answer Record (AR 63058)
These Xilinx documents provide supplemental material useful with this guide:
1. KCU1250 Board User Guide (UG1057)
2. HW-CLK-101-SCLK2 SuperClock-2 Module User Guide (UG770)
3. Silicon Labs CP210x USB-to-UART Installation Guide (UG1033)
4. UltraScale Architecture Configuration User Guide (UG570)
5. Vivado Design Suite User Guide: Programming and Debugging (UG908)
6. Kintex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS892)
7. Zynq-7000 All Programmable SoC Overview (DS190)
8. UltraScale Architecture GTH Transceivers User Guide (UG576)
9. Vivado Design Suite User Guide: Getting Started (UG910)
10. Tera Term Terminal Emulator Installation Guide (UG1036)
11. UltraScale FPGAs Transceivers Wizard LogiCORE IP Product Guide (PG182)

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the
maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS
ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related
to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special,
incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a
result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised
of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of
updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials
without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to
Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and
support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use
in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical
applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.
KCU1250 IBERT Getting Started Guide
UG1061 (v2017.4) December 20, 2017
Appendix B: Additional Resources and Legal Notices
www.xilinx.com
39
Send Feedback