Speed Control (Asr) Structure - YASKAWA CIMR-F7A Instruction Manual

Varispeed f7 general purpose inverter
Hide thumbs Also See for CIMR-F7A:
Table of Contents

Advertisement

Speed Control (ASR) Structure

Speed control (ASR) during flux vector control adjusts the torque reference so that the deviation between the
speed reference and the estimated speed (PG feedback) is 0.
Speed control (ASR) during V/f control with a PG adjusts the output frequency so that the deviation between
the speed reference and the estimated speed (PG feedback) is 0.
The following block diagram shows the structure of the speed control for open-loop vector or V/f control with
a PG.
Detected speed
Detected speed
Related Constants
Con-
stant
Num-
ber
ASR pro-
C5-01
portional
(P) gain 1
ASR inte-
C5-02
gral (I) time
1
-136
6
C5-01, C5-03
+
Frequency
P
reference
C5-02, C5-04
Speed Control Block Diagram for Open-loop Vector Control
Frequency
reference
+
Change
rate
limiter
Speed Control Block Diagram for V/f Control with a PG
Fig 6.69 Speed Control Block Diagrams
Name
Description
Sets the proportional gain of the speed
loop (ASR.)
Sets the integral time of the speed loop
(ASR) in 1-second units.
+
Primary
filter
+
I
I
C5-06
limit
(C5-10)
C5-08
+
P
+
I
C5-01
C5-03
C5-02, C5-04
Setting
Factory
Range
Setting
1.00 to
20.00
300.00
*2
*1
0.000
0.500 s
to
*2
10.000
Torque limits
Torque reference
L7-01 to L7-04
Output frequency
+
+
Limit
C5-05
Control Methods
Change
Open
during
V/f
Flux
Loop
Opera-
V/f
with
Vec-
Vec-
tion
PG
tor
tor
Yes
No
A
No
A
Yes
No
A
No
A
MEMO
BUS
Regis-
ter
21BH
21CH

Hide quick links:

Advertisement

Table of Contents

Troubleshooting

loading

Table of Contents