YASKAWA CIMR-F7A Instruction Manual page 374

Sequence Circuit Configuration
The following diagram shows the sequence circuit configuration for torque compensation.
(Using elevator control circuit)
Torque compensation signal
−10 to +10 V
Fig 6.84 Torque Compensation Sequence Circuit Configuration
Time Chart
Lifting
•
The analog signals corresponding to the load size are input as torque compensation signals from before the
Inverter starts until operation stops. (Factory setting: 10 V/100% torque)
Positive polarity is input for motor loads and negative polarity is input for regenerative loads.
The following diagram shows the time chart for lifting.
UP (Forward)
HIGH/LOW
Torque compensation
signal: 0
Output frequency
0
Motor torque
0
During run 2
Holding brake operation
Fig 6.85 Torque Compensation Time Chart (Lifting)
UP
S1 (Forward run)
DOWN
S2 (Reverse run)
HIGH/LOW
S6 (Multi-step speed reference 2)
SC
A3
H3-04 (multi-function analog input terminal A3 signal level)
AC
= 1 (−10 to +10 V)
H3-05 (multi-function analog input terminal A3 function
selection) = 14 (torque compensation)
Use H3-06 and H3-07 for fine tuning.
ON
ON
Analog signals corresponding to load size
Same as above
Zero-speed control
ON
OPEN
Using Inverters for Elevating Machines
OFF
OFF
(Motor load: Inputs positive polarity.)
(Regenerative load: Inputs negative polarity.)
t
(Motor load)
(Regenerative load)
OFF
CLOSE
177
6-