Mitsubishi QCPU Structured Programming Manual page 109

Melsec-q series
Hide thumbs Also See for QCPU:
Table of Contents

Advertisement

Control Data
(1) Registering the programmable controller CPU monitoring
Device
Item
Execution type
[0]
S2
Completion status
[1]
S2
Request type
[2]
S2
Cycle time unit
[3]
S2
Cycle time
[4]
S2
Programmable controller CPU monitoring
[5]
S2
function
Programmable controller CPU monitoring
transmission method
[6]
S2
User frame output start pointer
[7]
S2
Number of user frame transmissions
[8]
S2
Modem connection data No.
[9]
S2
Number of registered word blocks
[10]
S2
Number of registered bit blocks
[11]
S2
Programmable controller CPU error
monitoring
[12]
S2
(programmable controller CPU status
monitoring)
Setting data
Specify '0'.
The instruction completion status is stored.
0
: Normal completion
Other than 0
: Error completion (error code)
Specify the request.
2: Registration of programmable controller CPU
monitoring
Specify the unit of cycle time.
0: 100ms 1: Second 2: Minute
Specify the cycle time.
1
to FFFF
: Cycle time
H
H
Specify the monitoring function.
1: Constant cycle transmission
2: Condition agreement transmission
Specify the transmission method.
0: Data transmission (device data, CPU error
information)
1: Notification
Specify the start pointer of the table to which the user
frame number for constant cycle transmission is set.
0
: No specification (at condition
agreement transmission and
notification)
1 to 100
: Start pointer
Specify the number of user frame transmissions
(outputs) for constant cycle transmission.
0
: No specification (at condition
agreement transmission and
notification)
1 to 100
: Number of transmissions
Specify the data number for modem function
connection when making notification in constant cycle
transmission.
0
: No specification (at data
transmission and condition
agreement transmission)
BB8
to BD5
: Connection data number (flash
H
H
ROM)
8001
to 801F
: Connection data number
H
H
(buffer memory)
Specify the number of blocks of the word device to be
monitored.
Specify the number of blocks of the bit device to be
monitored.
Specify whether to also execute programmable
controller CPU error monitoring.
0: Not monitored 1: Monitored
5.2 Serial Communication and Modem Interface Instruction
5.2.11 CSET instruction (programmable controller CPU monitor)
ZP_CSET
Setting range
Setting side
0
User
System
2
0 to 2
1
to FFFF
H
H
1,2
0,1
0, 1 to 100
User
0, 1 to 100
0,
BB8
to
H
BD5
,
H
8001
to
H
801F
H
0 to 10
0 to 10
0,1
5-71
5

Advertisement

Table of Contents
loading

Table of Contents