Table of Contents
Advertisement
Table 2-6
NMG2090 Pin Descriptions (continued)
Pin Name
Power Management
Standby /
Status1
Suspend
Activitv /
A25
RTC32K /
Status2
VAFC Interface
P15
P14
P13
P12
P11
P10
P9
P8
P7
P6
P5
P4
P3
P2
P1
P0
EVIDEO#
Type
Pin No.
I/O
76
I/O
77
I/O
75
I/O
82
I
167
166
165
164
163
162
161
160
I/O
159
158
155
152
151
150
149
148
I
144
Standby/Status1 The direction of the pin is controlled by
GR18 bit 3. In output mode, this pin indicates the state of
standby mode. The state of this pin is reflected in reg CR25
bit 5 and be used as a status pin.
Suspend This pin can be configured as control Suspend
input or status Suspend output. The active high input mode
is used for controlling hardware Suspend. When asserted
NM2090is forced into suspend mode where all the inputs are
disabled and chip goes into the low power mode. NM2090will
come out of suspend only by de-asserting this pin. During
output mode, this pin will indicate the software
Activity/Address 25 The direction of this pin is controlled by
GR1C bit 7. This pin when in input mode and asserted
indicates the system activity. A high on this pin can be used
to reset internal timers. When in output mode it will indicate
chip activity to the system / Address line 25 in VL-Bus mode.
( GR12 bit 1 enables/disables the Address 25 decoding ).
Real Time Clock 32KhzlStatus2 This pin is used to feed 32
kHz from an external source. It is used to generate the
refresh timing for the internal display memory during
Standby and software Suspend modes. 14 MHz can be used
to generate the memory refresh timing in above modes.
General purpose Status bit 3, can be read from reg CR27 bit
0.
Pixel Data/Status 15:8 VAFC pixel data input pins, These
pins are only used in 16-bit VAFC modes. These data pins
connect to NM2090from the VAFC compatible interface.
Pixel Data 7:0 VAFC pixel data bi-directional pins. The
direction of these pins are controlled by ENVIDEO#. These
data pins connect to NM2090from the VAFC compatible
interface.
Enable External Video Data This is an active low signal
driven by the video system to drive P15-P0 into
NM2090chip. Video system should provide a pull-up on this
signal. If driven inactive, NM2090will drive P7-P0 lines with
Descriptions
Advertisement
Table of Contents
