Acer AcerNote 970 Service Manual page 94

Hide thumbs Also See for AcerNote 970:
Table of Contents

Advertisement

Table 2-6
NMG2090 Pin Descriptions (continued)
Pin Name
Clock Interface (continued)
XCKEN.
PMCLKI /
STATUS4
PVCLKI /
STATUS3
Panel Interface
FLM
LP
SCLK
SCLKI
FPHDE / MOD
Type
Pin No.
I
83
I/O
86
T/S
I/O
.85
T/S
O
112
O
113
O
141
O
115
O
111
External Clock Enable This pin is used to select between
internally synthesized clocks or externally supplied clocks. A
low level on the pin selects internal mode and a high level
selects external mode. In the external clock mode, the
internal clock synthesizers will be disabled completely. Both
PVCLK and PMCLK pins should be driven with the desired
clock rates in external mode. This pin should be driven all
the time during normal operation
Memory Clock This pin is used for feeding external memory
clock and observing internal memory clock. When in internal
clock mode (XCKEN = 0), the internal memory clock can be
brought out using this pin. When in external clock mode
(XCKEN = 1), PMCLKI should be driven from an external
memory clock source / General purpose Status bit 4, can be
read from reg CR27 bit 1. GR17 bit 0 defines the function of
this pin
Video Clock This pin is used for feeding external video
clock and observing internal video clock. When in internal
clock mode (XCKEN = O), the internal video clock can be
brought out using this pin. When in external clock mode
(XCKEN = 1),PVCLKI should be driven from an external
video clock source. /General purpose Status bit 3, can be
read from reg CR27 bit2. GR17 bit 1 defines the function of
this pin.
First Line Marker This signal indicates start of a frame. For
STN panels this pin is connected to FLM pin. For TFT panels
this pin is connected to the VSYNC pin.
Line Pulse This signal indicates start of a line. For STN
panels this pin is connected to the CP1 pin. For TFT Panels,
this pin is connected to the HSYNC pin
Shift Clock This signal is used to drive the panel shift clock.
Some panel manufacturers call this CP2.
Shift Clocki This signal is used to drive the panel shift clock.
This clock is used for panels which use two clocks, one for
the upper panel and the other for the lower panel.
Panel horizontal Display Enable/MOD this signal indicates
the horizontal display time to the panels. For some panels it
is used to drive the shift clock enable pin. This pin can also
be configured to drive FPHDE for certain types of TFT
panels which require separate horizontal display time
indicator.
Modulation This signal is used to drive the panel MOD or
AC input
Descriptions

Advertisement

Table of Contents
loading

Table of Contents