Table of Contents
Advertisement
Table 1- 11
GPIO Port Definition Map
GPIO
GNT2#
(PC5_DKGNT#)
WAKE0
(KB5_KBCSMIREQ#)
WAKE1
(RT5_IRQ8#)
SWITCH
(VS5_DOCKIRQ)
RING
(VS5_Rl#)
EXTACT0
(GR3_VGACT)
87C51 (KBC) GPIO Pin Assignment
LED0 (KB5_KBCSMIREQ#)
LED1 (KB5_NUMLED#)
LED2 (KB5_CAPLED#)
LED3 (KB5_KEYCLICK)
P1.0 (KB5_FPAGE1)
P1.1 (KB5_FPAGE2)
P1.2 (KB5_IDECLKEN)
P1.3 (KB5_IITCLKEN)
P1.4 (KB5_3MODE)
P1.5 {KB5_CDBEN#)
P1.6 (KB5_HDDBEN# )
P1.7 (IS5_IRQ12)
P2.0 (KB5_MEMIDA0)
P2.1 (KB5_MEMIDA1)
P2.2 (KB5_MODE)
P2.3 (KB5_FDD/CD#)
I/O
Description
O
0: Dock grant, signal for ready to dock/undock.
I
0: Keyboard SMI from KBC and SMC..
I
0: Wake by RTC alarm
I
1: IRQ monitor from docking
I
0: Ring indicator input
I
1: VGA activity from VGA controller ACTIVITY pin.
O
KBC SMI request
O
Keyboard number lock LED control
O
Keyboard caps lock LED control
O
Key-click output
O
Force BIOS to high page.
O
FPAGE2
FPAGE1
0
0
0
1
1
0
1
1
O
Local bus IDE PCI clock enable
O
IIT PCI clock enable for video conference
O
0: 3-mode FDD drive
O
0: Enable CD-ROM buffer
1: Enable FDD buffer
O
0: Enable HDD buffer
O
PS2 mouse IRQ12
I
Memory ID0 and Memory ID1 for SIMM 1.
ID0
ID1
0
0
0
1
1
0
1
1
I
1: US version (without system power switch)
0: Japan version ( with ON/RESUME switch)
I
1: FDD installed
F, E0
F, E1
F, E2
reserved
Memory speed
50nS
40nS
70nS
60nS
Advertisement
Table of Contents
