Device State Control Registers - Texas Instruments TMS320C6474 Manual

Multicore digital signal processor
Hide thumbs Also See for TMS320C6474:
Table of Contents

Advertisement

TMS320C6474
SPRS552F – OCTOBER 2008 – REVISED JULY 2010
3.3

Device State Control Registers

The C6474 device has a set of registers that are used to control the status of its peripherals. These
registers are shown in
ADDRESS START
ADDRESS END
0288 0800
0288 0803
0288 0804
0288 0807
0288 0808
0288 080B
0288 080C
0288 080F
0288 0810
0288 0813
0288 0814
0288 0817
0288 0818
0288 0827
0288 0828
0288 082B
0288 082C
0288 082F
0288 0830
0288 0833
0288 0834
0288 083B
0288 083C
0288 083F
0288 0840
0288 08FF
0288 0900
0288 0903
0288 0904
0288 0907
0288 0908
0288 090B
0288 090C
0288 093F
0288 0940
0288 0943
0288 0944
0288 0947
0288 0948
0288 094B
46
Device Configuration
Table
3-2.
Table 3-2. Device State Control Registers
SIZE
ACRONYM
4B
DEVCFG1
4B
DEVSTAT
4B
DSP_BOOT_ADDR0
4B
DSP_BOOT_ADDR1
4B
DSP_BOOT_ADDR2
4B
DEVID
16B
Reserved
4B
Reserved
4B
Reserved
4B
Reserved
8B
EFUSE_MAC
4B
PRI_ALLOC
192B
Reserved
4B
IPCGR0
4B
IPCGR1
4B
IPCGR2
52B
Reserved
4B
IPCAR0
4B
IPCAR1
4B
IPCAR2
Submit Documentation Feedback
Product Folder Link(s)
DESCRIPTION
The first register with the parameters is set through
software to configure different components on the device
Stores all parameters latched from configuration pins or
configured through the DEVCFG register
The boot address for C64x+ Megamodule Core 0
The boot address for C64x+ Megamodule Core 1
The boot address for C64x+ Megamodule Core 2
Parameters for DSP device IDs also referred to as JTAG
or BSDL IDs. These must be readable by the
configuration bus so that this can be accessed via JTAG
and CPU
Required for EMAC boot
Priority Allocation Register
N/A
Register provided to facilitate inter-DSP interrupts and
utilized by hosts or C64x+ Megamodules to generate
interrupts to other DSPs
Register provided to facilitate inter-DSP interrupts and
utilized by hosts or C64x+ Megamodules to generate
interrupts to other DSPs
Register provided to facilitate inter-DSP interrupts and
utilized by hosts or C64x+ Megamodules to generate
interrupts to other DSPs
N/A
Register provided to facilitate inter-DSP interrupts and
utilized by hosts or C64x+ Megamodules to generate
interrupts to other DSPs
Register provided to facilitate inter-DSP interrupts and
utilized by hosts or C64x+ Megamodules to generate
interrupts to other DSPs
Register provided to facilitate inter-DSP interrupts and
utilized by hosts or C64x+ Megamodules to generate
interrupts to other DSPs
Copyright © 2008–2010, Texas Instruments Incorporated
:TMS320C6474
www.ti.com

Advertisement

Table of Contents
loading

Table of Contents