Pci Local Bus Memory Map; Vmebus Memory Map - Motorola MVME2700 Series Installation And Use Manual

Operating Instructions

PCI Local Bus Memory Map

4

VMEbus Memory Map

4-6
The PCI memory map is controlled by the Raven MPU/PCI bus bridge
controller ASIC and by the Universe II PCI/VME bus bridge ASIC. The
Raven and Universe devices adjust system mapping to suit a given
application via programmable map decoder registers.
No default PCI memory map exists. Resetting the system turns the PCI
map decoders off, and they must be reprogrammed in software for the
intended application.
For detailed PCI memory maps, including suggested CHRP- and PREP-
compatible memory maps, refer to the MVME2600 Series Single Board
Computer Programmer's Reference Guide.
The VMEbus is programmable. Like other segments of the MVME2700
memory map, the mapping of local resources as viewed by VMEbus
masters varies among applications.
The Universe II PCI/VME bus bridge ASIC includes a user-programmable
map decoder for the VMEbus-to-local-bus interface. The address
translation capabilities of the Universe II enable the processor to access
any range of addresses on the VMEbus.
Recommendations for VMEbus mapping, including suggested CHRP- and
PREP-compatible memory maps, can be found in the MVME2600 Series
Single Board Computer Programmer's Reference Guide. The following
figure shows the overall mapping approach from the standpoint of a
VMEbus master.
Computer Group Literature Center Web Site