Table of Contents
1
Introduction .............................................................................................................. 9
1.1
1.1.1
1.2
Interfaces ........................................................................................................ 11
1.2.1
1.2.2
PCI Express* ......................................................................................... 11
1.2.3
1.2.4
1.3
1.3.1
1.3.2
1.3.3
Memory Controller.................................................................................. 13
1.3.4
PCI Express* ......................................................................................... 13
1.4
1.5
Package Summary............................................................................................. 14
1.6
Terminology ..................................................................................................... 14
1.7
Related Documents ........................................................................................... 16
2
Interfaces................................................................................................................ 17
2.1
2.1.1
2.1.2
2.2
PCI Express* Interface....................................................................................... 17
2.2.1
2.2.1.1
2.2.1.2
2.2.1.3
2.2.2
2.3
2.3.1
DMI2 Error Flow ..................................................................................... 19
2.3.2
DMI2 Link Down..................................................................................... 20
2.4
3
Technologies ........................................................................................................... 21
®
3.1
3.1.1
Intel
3.1.2
Intel
3.1.3
3.1.3.1
3.1.3.2
3.1.4
3.2
Security Technologies ........................................................................................ 24
3.2.1
3.2.2
Execute Disable Bit................................................................................. 24
®
3.3
®
3.4
3.4.1
3.5
®
3.6
Datasheet, Volume 1
Transaction Layer ..................................................................... 18
Data Link Layer ........................................................................ 18
Physical Layer .......................................................................... 19
®
®
®
Virtualization Technology (Intel
®
Architecture (Intel
®
®
®
Intel
®
Directed I/O (Intel
®
®
®
®
®
Technology............................................................. 25
®
VT) ......................................................... 21
®
®
®
VT) for Intel
®
®
®
®
®
VT) for
®
®
AES-NI) ............................................. 24
®
®
AVX) ................................................... 26
®
64
®
64
3